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Abstract
In recent years it has become increasingly apparent that there is a large demand for resilient electronics that
can operate within environments that standard silicon electronics cease to function such as high power and high
voltage applications, high temperatures, corrosive atmospheres and environments exposed to radiation. This
has become even more essential due to increased demands for sustainable energy production and the reduction
in carbon emissions worldwide, which has put a large burden on a wide range of industrial sectors who now
have a significant demand for electronics to meet these needs including; military, space, aerospace, automotive,
energy and nuclear. In extreme environments, where ambient temperatures may well exceed the physical limit
of silicon-based technologies, SiC based technology offers a lower cost and a smaller footprint solution for
operation in such environments due to its advantageous electrical properties such as a high breakdown electric
field, high thermal conductivity and large saturation velocity. High quality material on large area wafers (150
mm) is now commercially available, allowing the fabrication of reliable high temperature, high frequency and
high current power electronic devices, improving the already optimised silicon based structures. An important
advantage of SiC is that it is the only wide band gap compound semiconductor that can be thermally oxidised
to grow insulating, high quality SiO2 layers, which makes it an ideal candidate to replace silicon technologies
for metal-oxide-semiconductor applications, which is the main focus of this research. Although the technology
has made a number of major steps forward over recent years and the commercial manufacturing process has
advanced significantly, there still remains a number of issues that need to be overcome in order to fully realise
the potential of the material for electronic applications.
This thesis describes the characterisation of 4H-SiC CMOS structures that were designed for high tem-
perature applications and fabricated with varying gate dielectric treatments and process steps. The influence of
process techniques on the characteristics of metal-oxide-semiconductor (MOS) devices has been investigated
by means of electrical characterisation and the results have been compared to theoretical models. The C-V and
I-V characteristics of both MOS capacitor and MOSFET structures with varying gate dielectrics on both n-type
and p-type 4H-SiC have been analysed to explore the benefits of the varying process techniques that have been
employed in the design of the devices.
The results show that the field effect mobility characteristic of 4H-SiC MOSFETs are dominated at low
perpendicular electric fields by Coulomb scattering and at high electric fields by low surface roughness mobility,
which is due to the rough SiC-SiO2 interface. The findings also show that a thermally grown SiO2 layer at the
semiconductor-dielectric interface is a beneficial process step that enhances the interfacial characteristics and
increases the channel mobility of the MOSFETs. In addition to this it is also found that this technique provides
the most beneficial characteristics on both n-type and p-type 4H-SiC, which suggests that it would be the most
suitable treatment for a monolithic CMOS process.
The impact of threshold voltage adjust ion implantation on both the MIS capacitor and MOSFET structures
is also presented and shows that the increasing doses of nitrogen that are implanted to adjust the threshold
voltage act to improve the device performance by acting to modify the charge at the interface or within the gate
oxide and therefore increase the field effect mobility of the studied devices.
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Chapter 1
Introduction
1.1 Introduction
Due to recent technological advances it has become increasingly apparent that there is a large
demand for resilient electronics that can operate within environments that standard silicon
electronics cease to function such as high power and high voltage applications, high tem-
peratures, corrosive ambients and environments exposed to radiation. For such applications
wide band gap semiconductors are a viable alternative solution. Silicon carbide (SiC) is an
attractive semiconductor for such applications as it is a wide band gap semiconductor, has
a high breakdown electric field, high carrier mobility and high electron saturation drift ve-
locity. The intrinsic electronic properties of SiC coupled with its high thermal conductivity
and stability and the commercial availability of high quality 150 mm wafers make it the ideal
semiconductor to replace silicon (Si) for high temperature applications.
An enabling technology to meet these demands is that of SiC complementary metal-
oxide-semiconductor (CMOS) technology which is compatible with current commercial sili-
con processing techniques and is the underpinning building block for many electronic systems
for both digital and analogue applications for use in hostile environments [1]. Significant ad-
vances have been achieved within the technology over the last decade, however, there still
remains a number of fundamental challenges within SiC CMOS and commercial signal level
devices are not widely available [2]. Raytheon UK has focussed on silicon carbide research
and development over the past decade and is currently looking to commercialise silicon car-
bide devices and integrated circuits, which rely on SiC CMOS technology, therefore, it is of
fundamental importance to Raytheon UK to overcome some of the key issues and challenges
within the technology in order to maximise on the current market opportunities, which will
be discussed in further detail in chapter 2.
The investigations presented within this thesis are part of a concerted effort between the
Emerging Technology and Materials research group at Newcastle University and Raytheon
UK. This project focuses on the characterisation and understanding of 4H-SiC CMOS devices
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that were designed and manufactured by Raytheon UK as part of the UK Technology Strategy
Board ‘Materials for Energy’ scheme. A 4H-SiC 4 inch wafer fabricated with CMOS devices
by Raytheon UK at their Silicon Carbide Foundry in Glenrothes, Fife, UK. All of the experi-
mental results and data extracted from the devices discussed in this thesis were conducted at
Newcastle University by the author of this thesis unless stated otherwise.
Raytheon UK is a technology and innovation leader specialising in defence, national se-
curity and other government and commercial markets around the world and designs, develops
and manufactures a wide range of high technology electronic components and systems [3].
1.2 Motivation
There is significant industrial demand for electronics that are capable of high temperature
operation, the deamdn stemming from two main motivations. Firstly high performing elec-
tronics that can operate reliably at elevated temperatures will remove the need for thermal
management systems such as cooling and heating sinking components, which currently pro-
vides a significant overhead which can have a negative impact on the system as a whole such
as size, weight and financial cost. Secondly the development of high temperature electronics
which can operate in more demanding environments will allow the control and monitoring of
environments that up until now have been inaccessible such as deep well drilling for the oil
and gas industry and the monitoring of nuclear energy generation [2]. High temperature elec-
tronics would also lead to increased device reliability at more moderate temperatures (200 oC)
where early failure of silicon devices is currently an issue such as in the oil and gas drilling
where companies lose half a million US dollars for each day that is required to replace failed
electronic components from the drill. The developed technology would have a significant
impact across several industries including aerospace, automotive, communications, oil and
gas, space and more generally in any harsh industrial environment.
Silicon carbide (SiC) technologies provide a viable solution to address all of the chal-
lenges outlined above. SiC is suited to high temperature operation and allows a signifi-
cant reduction in the thermal management and heat-sinking requirements of electronics. In
extreme environments, where ambient temperatures may well exceed the physical limit of
silicon-based technologies, SiC based technology offers a lower cost and a smaller footprint
solution for operation in such environments.
SiC is a wide band gap semiconductor with advantageous electrical properties such as
low intrinsic carrier concentration, high breakdown electric field, high thermal conductivity
and large saturation velocity [4]. High quality material on large area wafers (150 mm) is
now commercially available, allowing the fabrication of reliable high temperature, high fre-
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quency and high current power electronic devices, improving the already optimised silicon
based structures. The increased demand for SiC as it is a potential solution for a variety of
application areas such as high power, high radiation and high frequency applications as well
as high temperature environments could also make the technology more economically viable
in line with increased demand and production worldwide. An important advantage of SiC is
that it is the only wide band gap compound semiconductor that can be thermally oxidised to
grow insulating, high quality SiO2 layers [5], which makes it an ideal candidate to replace
silicon technologies for metal-oxide-semiconductor applications, which is the main focus of
this research.
The commercial availability of single crystalline 4H-SiC wafers over the past 20 years
has created a great deal of interest in SiC device applications. Wafer quality has gradually
increased along with wafer diameter and there has also been a significant increase in the
processing technology for 4H-SiC, which will be discussion further in chapter 2 and offers
a significant opportunity for the development and manufacture of commercial devices and
circuits [6].
The market forecasts for sales of silicon carbide power devices, integrated circuits and
power modules are anticipated to be in excess of $100 million worldwide by 2020. As the
only open European based silicon carbide fabrication facility, Raytheon UK is seeking to
address both the power device and harsh environment markets in silicon carbide. Raytheon
Semiconductors aims to double its revenue in the next 8 years through its involvement in
these markets. The material properties of silicon carbide support high efficiency power, elec-
tric vehicles and photovoltaics and will act as an enabler for the sustainable, green economy.
Raytheon UK is currently leveraging its 10 year history in silicon carbide research and de-
velopment to focus on two product lines; firstly offering silicon carbide to manufacturing
services to power device original equipment manufacturers (OEMs). The second area of
interest is the design and manufacture of silicon carbide integrated circuits, building on its
existing proven Si CMOS experience, this market is expected to be worth $400 million in the
next 5 years [7].
The motivation behind the collaboration between the Emerging Technology and Materi-
als research group at Newcastle University and Raytheon UK is to aid the commercialisation
of the technology through overcoming some of the more fundamental physical challenges
that are currently inhibiting 4H-SiC CMOS device performance. Newcastle University has
significant expertise in the area of SiC device fabrication and characterisation and has in-
house capabilities such as a high temperature electrical probe station along with a Keithley
4200 SCS Semiconductor Parameter Analyser, low frequency noise capabilities and atomic
force microscopy capabilities that allow the characterisation and scientific investigations to
be undertaken that can then be correlated with Raytheon UK’s industrial scale fabrication fa-
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cilities in order to optimise the device characteristics. The investigation is also of significant
benefit to Newcastle University as it allows access to a large device sample size for investi-
gation and also provides an opportunity to gain an insight into the impact of the commercial
fabrication process on device performance.
1.3 Thesis outline
The main objective of this study is to gain an in depth understanding of the impact of process
variations in both 4H-SiC Ohmic contacts and dielectrics that are employed in 4H-SiC CMOS
devices in order to facilitate performance and stability improvements in devices such as the
MOSFET used in integrated circuits. This study is therefore divided into several chapters:
Chapter 2: A review of 4H-SiC CMOS for high temperature applications
This investigation begins with a detailed overview of the current status of 4H-SiC MOS-
FET technology given in chapter 2. This includes an overview of SiC CMOS technology for
high temperature applications; key issues and challenges in the technology; and the future
potential of 4H-SiC CMOS. The key issues and challenges that are discussed include the ma-
terial and epitaxial growth, dopant incorporation, oxide growth and Ohmic contact formation
as well as device operating concerns such as oxide reliability, reduced channel mobility and
threshold voltage instability.
Chapter 3: Analysis of Ohmic metal contacts on n and p-type 4H-SiC
The first technical investigation of this thesis is discussed in chapter 3. This involves a study
into the performance of the Ohmic contacts that have been employed on both the n and p-
type 4H-SiC structures that are analysed throughout this thesis. This investigation involves
both electrical and physical characterisation across a large temperature range of the contacts
including current-voltage measurements on two-terminal resistor structures, four-terminal
cross-bridge Kelvin resistor structures and four-terminal van der Pauw structures as well as
atomic force microscopy (AFM) in order to extract the resistance, specific contact resistance,
sheet resistance and surface morphology of the contact metallisation samples. The results
are then compared to published performance characteristics of comparable 4H-SiC Ohmic
contacts and a discussion is presented into ways in which the processing and the performance
of the contacts could be improved.
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Chapter 4: Impact of dielectric formation and processing on the operation of 4H-SiC
MIS structures
The next study that is discussed in this thesis is presented in chapter 4 and is focussed on
understanding the impact of dielectric formation and processing on the operation of 4H-SiC
MIS capacitor structures. In this investigation 3 gate dielectrics on both n and p-type 4H-SiC
that have undergone differing process treatments are examined using electrical characterisa-
tion of MIS capacitor structures that were fabricated monolithically with the MOSFET de-
vices that are discussed in chapter 5. This includes measurement of the capacitance-voltage
and current-voltage characteristics between 298 K and 448 K in order to extract the temper-
ature dependent flatband voltage (VFB), oxide capacitance (Ci), oxide thickness (ti), mobile
oxide charge (Qm), interface trapped charge (Qit), fixed oxide charge (Qf), oxide trapped
charge (Qot) and the acceptor/donor concentration (NA/D). The characteristics are then com-
pared and a potential solution for a monolithic process for both n and p-type 4H-SiC MIS is
discussed.
Chapter 5: Impact of dielectric formation and processing on the operation of 4H-SiC
MOSFETs
The final technical investigation that is discussed in this thesis is in chapter 5 and is focussed
on understanding the impact of dielectric formation and processing on the operation of 4H-
SiC MOSFETs. This study involves the characterisation and analysis of the performance of
the 3 dielectrics that were discussed in chapter 4 used in both n and p-channel 4H-SiC MOS-
FETs. This includes the measurement of the electrical characteristics of the devices between
298 K and 448 K in order to examine the variation in threshold voltage (VTH), subthresh-
old slope (SS), interface trap density (Dit) and the field effect mobility (µFE) characteristics
across the measured temperature range. This investigation also includes a comparison of the
measured mobility characteristics to the modelled characteristics in order to understand the
dominating mobility effects within the devices. An investigation is also conducted into the
impact of the gate dielectric on the low frequency noise characteristics of the MOSFETs.
Finally an investigation is conducted into the impact of a threshold voltage adjust ion im-
plantation on the MOSFET characteristics for one of the studied dielectrics on n-channel
MOSFETs with varying implantation doses.
Chapter 6: Conclusions and future work
In the final chapter (chapter 6), of this thesis the key findings from the technical investigations
are summarised and future work and challenges are discussed.
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1.4 Key contributions
The investigations that have been carried out within this thesis provide several key contribu-
tions to the research community including:
• Extraction of the temperature dependence of the interface trap density of both n and
p-type 4H-SiC MIS capacitors with varying gate dielectrics treatments.
• Experimental measurement of the temperature dependence of the field effect mobility
of both n and p-type 4H-SiC MOSFETs with varying gate dielectric treatments.
• Modelling of the mobility characteristics of both n and p-channel 4H-SiC MOSFETs
with varying gate dielectric treatments.
• Low frequency noise analysis of both n and p-channel 4H-SiC MOSFETs with varying
gate dielectrics.
• Analysis of the impact of threshold voltage adjust ion implantation on the performance
of 4H-SiC MOSFETs with varying implantation doses.
• A comparison study of the performance of thermally grown SiO2 and deposited SiO2 as
the gate dielectric in both n and p-channel 4H-SiC MOSFETs.
• Analysis of Ohmic metal contacts on both n and p-type 4H-SiC including the current
transport mechanisms of each.
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A review of 4H-SiC CMOS for high temperature
applications
2.1 Introduction
In recent years it has become increasingly apparent that there is a large demand for resilient
electronics that can operate within environments that standard silicon electronics cease to
function such as high power and high voltage applications, high temperatures, corrosive am-
bients and environments exposed to radiation. This has become even more essential due to
increased demands for sustainable energy production and the reduction in carbon emissions
worldwide, which has put a large burden on a wide range of industrial sectors who now have
a significant demand for electronics to meet these needs including; military, space, aerospace,
automotive, energy and nuclear. Examples of where technology could be utilised to meet user
demands include:
• The development of more efficient aero engines where electronic monitoring and control
can be developed to operate in harsher areas of the engine.
• The transition from hydraulic to electric brakes where higher temperature capable power
and control electronics can be co-located with the brake actuators.
• The development of electronics capable of withstanding 300 oC for the oil and gas in-
dustry as this will make accessing deep reserves economically viable whereas currently
it is a problematic process. Currently state of the art drilling tools can only withstand
300 oC.
• The development of circuitry capable of continuous operation at 300 oC is very desirable
for geothermal explorations and plant operation.
• The need to increase fuel efficiency and lower emissions through lowering the weight of
aircraft and new engine architectures. SiC technologies offer the potential of lightweight
power through air-cooling.
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Silicon carbide (SiC) technologies provide a viable solution to address all of the chal-
lenges outlined above. SiC is suited to high temperature operation and allows a signifi-
cant reduction in the thermal management and heat-sinking requirements of electronics. In
extreme environments, where ambient temperatures may well exceed the physical limit of
silicon-based technologies, SiC based technology offers a lower cost and a smaller footprint
solution for operation in such environments.
SiC is a wide band gap semiconductor with advantageous electrical properties such as
a high breakdown electric field, high thermal conductivity and large saturation velocity [4].
High quality material on large area wafers (150 mm) is now commercially available, allowing
the fabrication of reliable high temperature, high frequency and high current power electronic
devices, improving the already optimised silicon based structures. An important advantage
of SiC is that it is the only wide band gap compound semiconductor that can be thermally
oxidised to grow insulating, high quality SiO2 layers [5], which makes it an ideal candidate to
replace silicon technologies for metal-oxide-semiconductor applications, which is the main
focus of this research.
Although the technology has made a number of major steps forward over recent years
and the commercial manufacturing process has advanced significantly, there still remains
a number of issues that need to be overcome in order to fully realise the potential of the
material for electronic applications. This chapter aims to act as an introduction into the key
concepts of 4H-SiC MOS technology as well as outlining some of the major challenges that
are facing and inhibiting the development of 4H-SiC CMOS. This includes examining process
issues such as material and epitaxial growth, dopant incorporation, oxide growth and Ohmic
contact formation as well as device operating concerns such as oxide reliability, threshold
voltage instability and reduced channel mobility.
2.2 Overview of CMOS technology
The majority of the semiconductor industry exhibits rapid development due to the demand
for faster, smaller and cheaper microprocessors. In 1965, the Intel co-founder Gordon Moore
predicted that every 18 to 24 months the number of transistors that could fit into a new chip
would double [8] and over the previous four decades this has proven true as shown in Fig-
ure 2.1 as the majority of the semiconductor industry has been almost entirely focussed on
meeting this goal. However, the technology developed for this market does not provide a
suitable solution for electronics, which can be utilised in more harsh environments. Stan-
dard silicon electronics cease to operate at temperatures over 175 oC and the most advanced
silicon-on-insulator technologies cannot operate beyond 300 oC [9]. To provide suitable sig-
nal level devices for temperatures exceeding 300 oC an alternative solution is required. Sil-
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icon carbide along with its material properties can provide a viable solution to meet this
demand.
The market forecasts for silicon carbide power devices, integrated circuits and power
modules are anticipated to be in excess of $100 million worldwide by 2020. As the only
European based silicon carbide fabrication facility, Raytheon is seeking to address both the
power device and harsh environment markets in silicon carbide. Raytheon Semiconductors
aims to double its revenue in the next 8 years through its involvement in these markets.
The material properties of silicon carbide support high efficiency power, electric vehicles
and photovoltaics and will act as an enabler for the sustainable, green economy. Raytheon
Semiconductors is currently leveraging its 10 year history in silicon carbide research and
development to focus on two product lines; firstly offering silicon carbide to manufacturing
services to power device OEMs. The second area of interest is the design and manufacture
of silicon carbide integrated circuits, building on its existing proven Si CMOS experience,
this market is expected to be worth $400 million in the next 5 years [7]. The main focus of
the technologies in this project is for the development of silicon carbide integrated circuits
through the development and optimisation of a 4H-SiC monolithic CMOS process for the
fabrication and development of integrated circuits using the material.
Figure 2.1: The number of transistors on each generation of Intel processors [10].
High temperature integrated circuits (ICs) are not a new project but due to the recent
advances in material quality and wafer size of 4H-SiC the prospect of commercial SiC ICs is
much more promising. Both NMOS [11] and CMOS [12] have been investigated in 6H-SiC
at an early research stage, however, Raytheon UK are the first to explore commercial grade
monolithic 4H-SiC CMOS for large scale manufacture [13].
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2.3 SiC CMOS for high temperature applications
Due to the inherent material properties of SiC such as the low intrinsic carrier concentration,
wide bandgap, native thermal oxide and the availability of high quality commercial 150 mm
wafers, SiC is a prime candidate to become the market leader for electronics for high temper-
ature and high power applications.
Silicon carbide comprises equal fractions of silicon and carbon atoms. Each silicon atom
is surrounded by four neighbouring carbon atoms and four silicon atoms surround each car-
bon atom. Silicon carbide exists in many different structural formations, these differing struc-
tural formations are known as polytypes. Polytypes are described depending on their bonding
structure and the pattern of atoms within them. The most commonly used polytypes within
silicon carbide are hexagonal and cubic. They are known as the 4H, 6H and 3C polytypes
with the H and C representing hexagonal and cubic, respectively, as shown in Figure 2.2.
Figure 2.2: The three most common polytypes in SiC viewed in the [112¯0] plane. From left to right, 4H-SiC,
6H-SiC, and 3C-SiC; k and h denote stacking sequences that are cubic and hexagonal, respectively [14].
Each SiC polytype exhibits different electrical, optical and thermal properties due to the
difference in the stacking sequence of the material lattice structure [15]. The variation in
lattice structure of the polytypes results in varying characteristics including the electron mo-
bility, bandgap energy, thermal conductivity and critical electric field as shown in Table 2.1.
10
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A comparison of the materials properties of 4H-SiC along with other commonly used
semiconductor materials including Si, 6H-SiC, 3C-SiC, C (diamond) and GaN is presented
in Table 2.1. As shown in the table, diamond has the largest bandgap energy, electron and
hole mobility, thermal conductivity and saturated electron velocity out of the examined mate-
rials at room temperature, which theoretically makes it the ideal choice for high temperature
applications. However, in comparison to both GaN and 4H-SiC technology the development
of diamond electronics is still in its infancy and coupled with the fact that diamond does not
produce SiO2 as its native oxide it would not be compatible with current Si CMOS processing
techniques. Therefore, the technology is not suitable for current commercial applications or
widespread semiconductor processing capabilities.
GaN exhibits the second largest bandgap energy, electron and hole mobility and a low
intrinsic carrier concentration at room temperature, which would theoretically make it an
ideal choice for high temperture applications behind diamond. However, the relatively poor
thermal conductivity of GaN makes heat management for GaN devices a challenge and GaN
material quailty is currently less advanced than 4H-SiC material quality. 4H-SiC is also often
utilised in preference to GaN as SiC devices can be fabricated in a way that is analogous
to silicon in that a SiC epitaxial layer is formed on SiC substrate. The result is a good
crystallographic match between the epitaxy and substrate and an electrically conductive path
from the top to the bottom of the wafer. Production processes for epitaxy ready GaN sustrates
of high quality are still in the early stages and are much less mature than 4H-SiC.
4H-SiC devices fit very well into the markets and applications that are already widespread
across the semiconductor industry due to its compatability with many Si processing tech-
niques. This, therefore, means that SiC technologies require a lower upfront investment than
some of the other high temperature material solutions and the path to profitable growth for
many companies is therefore shorter with SiC than GaN.
Several figures of merit also highlight the beneficial uses of 4H-SiC including Baliga’s,
Keyes’ and Johnson’s figures of merit. In each case a higher value equates to a more desir-
able material for a particular application and Si has been used as the reference technology
to demonstrate the improvements that can be gained by replacing Si devices with 4H-SiC
devices in the future. Baliga’s figure of merit (BFM) defines the material parameters to min-
imise the conduction loss in low-frequency unipolar transistors and, therefore, defines the
performance of a material for high voltage unipolar device applications [22]. This can be
calculated using Equation 2.1,
BFM = εsµE
3
g (2.1)
where εs is the dielectric constant, µ is the mobility and Eg is the bandgap energy of
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the semiconductor. SiC has the largest BFM out of the materials compared as SiC shows
the highest breakdown field and saturated electron velocity in Table 2.1. A comparison of
material figures of merit shows that 4H-SiC has a BFM of 290 times that of Si [23].
Keyes’ figure of merit (KFM) outlines the potential of a device for high power and high
voltage applications [24]. KFM can be calculated using Equation 2.2,
KFM = k
√
cvs
4piεs
(2.2)
where k is the thermal conductivity, c is the velocity of light and vs is the saturated
electron velocity. A comparison of material figures of merit shows that 4H-SiC has a KFM
of 5.1 times that of Si [23].
Johnson’s figure of merit (JFM) addresses the potential of a material for high frequency
and high power applications and can be calculated using Equation 2.3[25],
JFM =
(E2Bv
2
s)
4pi2
(2.3)
where EB is the critical electric field for breakdown. A comparison of material figures of
merit shows that 4H-SiC has a JFM of 410 times that of Si [23].
N-type 4H-SiC has a substantially higher carrier mobility and shallower dopant ionisa-
tion energies compared to 6H-SiC, making it the polytype of choice for electronic devices
provided that all other device processing, performance and cost related issues are comparable
for both polytypes [19]. 4H-SiC unlike 6H-SiC does not exhibit electron mobility anisotropy
as shown in Table 2.1, which also makes it ideal for vertical power device applications [15].
Also, specifically for high temperature applications, the wider bandgap and lower intrinsic
carrier concentration of 4H-SiC, as shown in Table 2.1 theoretically permits device oper-
ation to higher temperatures than the 6H polytype. A plot of the theoretical temperature
dependence of bandgap energy and intrinsic carrier concentration for 4H-SiC is shown in
Figure 2.3.
4H-SiC is the polytype of choice for electronic devices as it has the widest bandgap of the
SiC polytypes and a bulk electron mobility of 800 cm2/Vs, which is double the mobility of the
6H polytype so has a much greater potential for electronic applications [26]. This high bulk
electron mobility combined with the wide bandgap, and high breakdown field, makes this
polytype ideal for high temperature, high frequency and high power applications. However
due to the high interface trap density at the 4H-SiC/SiO2 interface dramatically reducing the
channel mobility of 4H-SiC MOSFETs, the true potential of the material within MOSFET
applications is yet to be realised.
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Figure 2.3: Variation of intrinsic carrier concentration (solid line) and bandgap (dashed line) with temperature
in 4H-SiC.
The development of the 4H-SiC CMOS devices in this project will directly enable high
temperature (> 300 oC) signal-level devices but will also have an impact on other commercial
markets as the developed process is transferrable and can be implemented to the fabrication
of 4H-SiC integrated high power switching devices and RF devices.
2.4 Key issues and challenges within the technology
As the manufacturing technology of 4H-SiC electronics applications is still in its infancy a
number of material and device level issues, which inhibit rapid progress in the commerciali-
sation of semiconductor devices, remain. The main issues and recent advances are discussed
in the following sections, with a particular focus on the issues and challenges within the
technology that directly impact on the fabrication and operation of 4H-SiC MOSFETs.
2.4.1 Current status of 4H-SiC material quality
The seeded sublimation growth method, also known as the modified Lely process, which
was first implemented in 1978 by Tairov and Tsvetkov [27], is the favoured technique for
industrial volume production of silicon carbide wafers. This process is almost exclusively
used for the production of silicon carbide, however, control of the process is very complex
and can lead to large number of defects within the wafers, particularly device yield limiting
defects such as micropipes [28]. Micropipes are hollow core defects that can be caused by
inclusions and screw dislocations [29], with typical diameters of 1-10µm [30]. Therefore,
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much effort has been put into improving the process and enhancing wafer quality over the past
several decades in order to make the technology suitable for commercial device production.
The seeded sublimation growth method involves a graphite crucible surrounded by a
water-cooled quartz reactor enclosure. The crucible has a diameter slightly larger than the
wafer that is to be grown in the crucible and is partially filled with SiC powder. A seed
is attached to the lid of the crucible. The distance between the seed and the SiC source is
typically between 1 and 20 mm. The crucible is heated up to temperatures of around 2000 oC,
which is when SiC begins to sublime [14] to produce vapour constituents of Si, Si2 and SiC2.
A thermal gradient is created so that the seed is slightly colder than the powder source so
that material will transport from the source and condense on the seed to form SiC. Growth
rate is very dependent on temperature distribution, pressure and source to seed distance [31]
so slight variations in any of these factors can have a large impact on the wafers that are
produced. For example, 4H-SiC grows at relatively low temperatures and pressures, whilst
6H-SiC is preferably grown at higher temperatures and pressures [32]. Also the face of the
seed crystal is very important in determining the polytype of SiC, which will be produced
[33].
Figure 2.4: The history of wafer diameter progression of SiC [34] [35] compared to Si [36] [37] [38] and GaAs
[34] [39] grown by the Czochralski method. Two data points at the same diameter indicate the first published
demonstration followed by a wider spread technology adaptation for commercial production. Note for SiC: first
demonstration of 100 mm 6H-SiC in 1999, first demonstration of 100 mm 4H-SiC in 2001 [40].
Figure 2.4 shows the SiC wafer diameter progression as a comparison of the equiva-
lent historical progress of silicon (Si) and gallium arsenide (GaAs) grown from the melt by
the Czochralski method. This shows that great advances have been undertaken in the last
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30 years and, if current trend continues, 500 mm SiC wafers could potentially be available
for commercial device production by 2020. Alongside this it can also be seen in Figure 2.5
that in recent years the median micropipe density (MPD) has dramatically reduced due to
advances in the manufacturing techniques of SiC wafers. As of January 2011 the median
MPD has stabilised at less than 0.1 cm−2 for both 76 mm and 100 mm n-type 4H-SiC wafers,
which suggests that larger wafers that are produced in the future will also have a low density
of defects if progression continues at its current rate. Cree have produced zero micropipe
100 mm 4H-SiC wafers since 2008 [41] and Dow Corning have demonstrated micropipe free
material over a full 100 mm diameter, which has been confirmed by Synchrotron White Beam
X-ray Topography (SWBXRT), and 150 mm wafers have been demonstrated with micropipe
densities of less than 1 cm−2 [40]. Since 2012, commercial standard 150 mm 4H-SiC wafers
with epitaxial layers of up to 100 µm have been available with reported median micropipe
densities of less than 0.1 cm−2 [42], which help meet the defect requirements for commercial
power device production.
Figure 2.5: Median micropipe densities in Dow Corning 76 mm and 100 mm n-type 4H-SiC production wafer
vs time [40].
The dramatic reduction in micropipe density that has been witnessed over the last 3 years,
as shown in Figure 2.5, is due to optimisation of the seeded sublimation growth method. This
has been implemented by precise control of heat and mass transfer conditions during growth
and by implementing modelling techniques to numerically simulate the impact that changing
conditions will have on material growth. As micropipe densities are now sufficiently low
enough to not limit device yield, significant effort is now being put into reducing elemen-
tary dislocations in SiC such as the 1c-screw and basal plane dislocations, which are known
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to cause device operation limiting issues in p-n diodes [43] and bipolar devices [44], respec-
tively. Another enhancement to wafer technology that has been undertaken is the optimisation
of the epitaxy process to consistently produce surface roughnesses, on 4 o off-axis wafers, of
less than 1 nm as determined by atomic force microscopy (AFM) measurements [40].
2.4.2 Epitaxial growth quality and issues
Most electronic devices are fabricated in epitaxial SiC layers rather than directly in sublimation-
grown wafers due to the superior electrical properties, including dopant incorporation, and
higher crystal quality than is provided by bulk wafers. Therefore, the quality of 4H-SiC
epitaxial layers is of great importance in the development of electronic devices using the
material.
There has been a great deal of research into growth methodologies of SiC epitaxial lay-
ers including molecular beam epitaxy, liquid-phase epitaxy and chemical vapour deposition
(CVD) [45][46]. However, CVD is the most commonly used technique for commercial pro-
duction at it provides a high degree of epilayer reproducibility, quality and throughputs, which
are all of fundamental importance for mass production. SiC CVD involves heating SiC sub-
strates in a reactor (chamber) with flowing silicon and carbon containing gases that decom-
pose and deposit Si and C on to the wafer allowing an epilayer to grow in a well ordered
single-crystal structure. By modifying the growth conditions such as, silicon and carbon
source gas flows, temperature, pressure and reaction chemistries the growth conditions can
be optimised to control doping uniformity, thickness uniformity and morphological defects.
Growth temperatures between 1400 oC and 1600 oC at pressures from 0.1 to 1 atm result in
growth rates of approximately a few micrometres per hour [45] but growth environments
using higher temperature (up to 2000 oC) and halide based growth chemistries produce epi-
layer growth rates in the order of hundreds of micrometres per hour which is very beneficial
for thicker epitaxial layers which are a requirement of high voltage power device designs
[47][48][49].
In situ doping is carried out during CVD epitaxial growth and is achieved through the
introduction of nitrogen (N2) for n-type and aluminium (trimethyl- or triethylaluminium) for
p-type epilayers during the growth process. Variations in epilayer doping can be achieved
by controlling the flow of gases or alternatively through the site-competition doping method-
ology, which has enabled a broader range and a more repeatable and reliable SiC epilayer
doping process to be achieved [50]. The methodology relies on the fact that dopants of SiC
preferentially incorporate into Si or C lattice sites. For example nitrogen preferentially in-
corporates in to sites that are normally occupied by carbon whilst aluminium prefers the Si
lattice site of SiC. By varying the ratio of Si and C during the CVD growth the incorporation
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of dopants can be increased or reduced to achieve the required doping concentration of the
material. The surface orientation of the wafer can also impact on the efficiency of dopant
incorporation during CVD growth [51].
Due to the optimisation of the CVD epitaxial growth process SiC epilayer doping ranging
from 9×10 14 to 1× 019 cm−3 on commercial wafers is currently available with tolerances of
±25% and ±50% for n and p-type, respectively [42]. Epitaxial layers on the (0001) silicon
face are available with a thickness ranging from 0.2 to 50µm with a tolerance of ±10% for
both n and p-type epilayers [42].
If growth conditions are not properly controlled and SiC surfaces are inadequately pre-
pared, such as surfaces that are polished to within 1 o of the (0001) basal plane, growth
adatoms island nucleate and bond in the middle of terraces instead of at the steps. Uncon-
trolled terrace nucleation on SiC surfaces can lead to heteroepitaxial growth of poor-quality
3C -SiC [52][53]. To prevent terrace nucleation of 3C-SiC during epitaxial growth most
commercial 4H and 6H substrates are polished to tilt angles of 8 o and 4 o off the (0001) basal
plane. Most commercial SiC electronics rely on homoepitaxial layers that are grown on off
axis (0001) c-axis SiC wafers.
Crystal defect Comments
Micropipe (Hollow-core ax-
ial screw dislocation
Known to cause severe reduction in power device breakdown voltage
and increase in off-state leakage
Closed-core axial screw dis-
clocation
Known to cause a reduction in device breakdown voltage, increase in
leakage current and a reduction in carrier lifetime
Basal plane dislocation Known nucleation source of expanding stacking faults leading to bipo-
lar power device degradation and a reduction in carrier lifetime.
Threading-edge dislocation Impact not well known
Stacking faults (disruption
of stacking sequence)
Faults known to degrade bipolar power device and reduce carrier life-
times
Carrot defects Known to cause a severe reduction in power device breakdown voltage
and increase in off-state leakage
Low-angle grain boundaries Usually more dense near the edges of wafers and the impact is not well
known
Table 2.2: Major types of crystal defects reported in SiC wafers and epilayers [19].
To obtain SiC epilayers with minimal dislocation defects it is essential that the wafer is
processed to remove residual surface contamination and defects left over from wafer cutting
and polishing. Techniques that have been implemented to achieve this include dry etching,
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chemical mechanical polishing (CMP)[54] and a pre-growth gaseous etch, which is carried
out at high temperature using H2 and/or HCl, to further eliminate surface contamination and
defects [55][56].
A summary of the major types of extended crystal defects that have been reported in
SiC wafers and epilayers is given in Table 2.2 along with a description of the impact that the
defects can have on electronic devices.
2.4.3 Selective doping techniques
Conventional dopant diffusion, which is widely used in the manufacture of silicon micro-
electronics, is unsuitable for most doping processes in SiC technology as the diffusion coef-
ficients of most SiC dopants are negligibly small at temperatures < 1800 oC. This is a very
useful characteristic in maintaining device junction stability but makes the doping process
significantly more complex.
Ion implantation has advantages over other doping techniques as all stable elements of
the periodic table can be implanted and lateral structuring and doping selected areas is pos-
sible through masking techniques. To tailor the electrical properties of device areas, the
knowledge of lateral and depth distribution as well as the electrical properties of impurities
and defects are important issues. Ion implantation in SiC crystals is not different from the
one commonly used in other semiconductor processing. The difference is in the process for
dopant activation and re-crystallisation, which requires a much higher thermal budget than
that of silicon processing in order to achieve acceptable dopant implant electrical activation.
Shallow
acceptor
species
Ionisation
energy of
the accep-
tor, ∆EA
(meV)
Aluminium 200
Boron 285
(a) Ionisation energies of shallow acceptor
impurities in 4H-SiC.
Shallow
donor
species
Ionisation
energy of the
hexagonal
donor, ∆EDh
(meV)
Ionisation
energy of the
cubic donor,
∆EDk (meV)
Nitrogen 50 92
Phosphorus 53 93
(b) Ionisation energies of shallow donor impurities in 4H-SiC. Two
ionisation energies are given for donor impurities, representing elec-
trically observed hexagonal and cubic lattice sites.
Table 2.3: Ionisation energies of shallow acceptor and donor impurities in 4H-SiC [6]. The site at which the
impurity lies (i.e. Si or C site) was not provided in the reference.
Ion implantation in SiC is generally carried out at temperatures ranging from room tem-
perature to 800 oC as elevated temperatures act to promote lattice self-healing during the
implant to reduce damage and the segregation of carbon and silicon atoms, which can be-
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come excessive in the high dose implants used for Ohmic contact regions. Doping is carried
out on selected areas through masking techniques and lateral structuring is avoided with wet
and dry etching. The masking can be done on either deposited metals with a high mass (e.g.
gold) or thermally grown or deposited silicon dioxide. Masking films must be thicker than
the maximum travelling distance of the implanted ions in the film and depend on the applied
acceleration energies. The mask should not consist of element species that are dopants or re-
combination centres (crystal lattice imperfection or impurity whose energy level is situated in
the forbidden band of the semiconductor and which enables conduction electrons and holes to
recombine) in SiC. Patterning of the mask is carried out by common lithography techniques.
Figure 2.6: Ionization degree of acceptors Al (black) and B (red) in 4H-SiC as a function of temperature at dif-
ferent doping concentrations. NA = 1016 cm−3 (dashed lines), NA = 10 17 cm−3 (solid lines), NA = 10 18 cm−3
(dotted lines). Arrow indicates the direction of increasing acceptor concentration.
After implantation the mask is removed and high temperature annealing (approximately
1200 to 1800 oC) is applied to activate the dopants and remove the irradiation-induced dam-
age. The anneal is essential so that the maximum electrical activation of the dopants is
achieved from ion implanted layers but can, however, act to seriously degrade the SiC sur-
face morphology [57][58]. Research strongly suggests that the electrical properties and defect
structure of 4H-SiC doped by ion implantation and annealing is generally inferior to that of
SiC doped during epitaxial growth [59][60]. The reduced crystal quality due to ion implan-
tation has been observed to degrade carrier mobilities and minority carrier lifetimes, which
can cause severe degradation to electrical device performance [61][62]. Some techniques
employed to reduce surface degradation during the high temperature anneal include anneal-
ing in silicon overpressures, which are achieved by annealing in a silane (SiH4)-containing
atmosphere [63], and the use of robust capping layers such as AlN and graphite used during
the anneal have proven effective at preserving the SiC surface morphology [64][65][66].
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The most commonly used dopants in 4H-SiC are nitrogen and phosphorus as donor impu-
rities and boron and aluminium as acceptor impurities. Table 2.3 shows the dopant activation
energies for shallow donor and acceptor impurities in 4H-SiC and Figure 2.6 and Figure 2.7
show the degree of ionisation for acceptor and donor dopants, respectively, as a function of
temperature. The donor energy level arises from the potential, which is the sum of the host
and the impurity potentials. Donor potentials in SiC vary dramatically between polytypes as
they are a product of the band structure, in particular the location of the conduction band edge
and the effective electron mass (m∗). Donors in 4H-SiC have 2 energy levels - a shallower
level attributed to the impurity residing on the hexagonal lattice site and a deeper level at-
tributed to the impurity of the cubic lattice site. N preferentially occupies carbon lattice sites
and P occupies silicon lattice sites. Aluminium is the most commonly used p-type dopant
in 4H-SiC epitaxial layers as it has a substantially higher degree of ionisation than boron at
room temperature, as shown in Figure 2.6, however, for ion implantation boron is preferential
as it is smaller so a deeper implant can be achieved, which will also create less damage in the
implanted layer.
Figure 2.7: Ionization degree of donors N (black) and P (red) in 4H-SiC as a function of temperature at different
doping concentrations. ND = 1016 cm−3 (dashed lines), ND = 1017 cm−3 (solid lines), ND = 1018 cm−3 (dotted
lines) . Arrow indicates the direction of increasing donor concentration.
2.4.4 Ohmic contacts to 4H-SiC
The wide bandgap of 4H-SiC results in increased Schottky barriers, which is advantageous
for fabricating Schottky diodes for power applications such as the devices that are currently
commercially available [67], but not for making low resistance Ohmic contacts. Therefore,
a major factor that has hindered advances within the development of SiC devices is the for-
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mation of Ohmic contacts on both n and p-type SiC. Over the past few decades this has been
a key area of research and great advances have been achieved, particularly with contacts on
n-type 4H-SiC. For example, Ohmic contacts formed on n-type 4H-SiC using a combina-
tion of tungsten and nickel have recently been demonstrated that performed successfully for
15 hours at 1000 oC in an argon environment [68].
A wide variety of materials and processing techniques have previously been used to form
Ohmic contacts on 4H-SiC and a variation of techniques have been employed for n and p-
type 4H-SiC [69]. Several materials have been reported to form Ohmic contacts to 4H-SiC
including titanium/tungsten alloys [70], titanium carbide [70], nickel [71], palladium [71],
nichrome (80/20 weight precent Ni/Cr)[72] and various metal stacks [73] such as Au/Ti/Al
[74], Si/Pt [75] and Ti/Al [76]. Specific contact resistivity ranges from 10−3 to 10−7 Ω.cm2
and the lowest resistance contacts are usually formed on highly or degenerately doped ma-
terial (particularly for p-type 4H-SiC) and require a high temperature annealing process at
temperatures of around 1000 oC after metallisation.
Metals that form carbides are the most beneficial for Ohmic contact formation to 4H-
SiC as they will eliminate the possibility of carbon clustering and the formation of carbon
interstitials at the interface during high temperature annealing, which has been reported to
occur in Ni silicide contacts to 4H-SiC [77]. Carbon interstitials act to increase the specific
contact resistance and affect both the physical and electrical stability of the contacts. It is,
therefore, beneficial to deposit a thin layer of a carbide forming metal such as titanium at the
4H-SiC interface so that during the high temperature annealing process this will react to form
titanium carbide and reduce the density of carbon interstitials present in the contact [78].
As previously noted, substrate doping concentration has a significant impact on the con-
tact resistivity of 4H-SiC Ohmic contacts with the lowest resistivities being reported for
highly doped substrates [79] [80] [81]. However, the ion implantation process used for selec-
tively doping 4H-SiC can act to modify the surface morphology of the semiconductor, which
can then have a detrimental effect on the contact metallisation. A high temperature post-
implantation anneal is required after ion implantation to promote the electrical activation of
the dopants in substitutional lattice sites [61] [82]. Temperatures of up to 1500 oC [83] [84]
and 1800 oC [79] are used for N and P n-type and Al p-type doping, respectively, which can
have a detrimental effect on the surface morphology of the substrate. The increased surface
roughness of the 4H-SiC substrate has been shown to increase the surface roughness and the
contact resistance of the contact metallisation that is then deposited [79]. The use of carbon
capping layers during the post-implantation anneal can act to improve the 4H-SiC surface
morphology and, therefore, improve the contact characteristics [85] [86] [79].
The post deposition annealing conditions also have a significant impact on the contact
resistivity and previous studies have shown that there is a substantial change in microstructure
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during the annealing process, which is due to a solid state reaction during the annealing
process and is largely dependent on the complexity of the metallisation stack that is deposited.
However, the major trend is that increasing annealing temperatures can significantly reduce
the specific contact resistance[71].
The thermal stability of Ohmic contacts is essential for high temperature devices, there-
fore, it is crucial that contacts have a high resistance to oxidation, have sufficient electrical
conductivity and have appropriate interfacial electrical properties such as the contact resis-
tance and Schottky barrier height to remain stable during high temperature operation. Ohmic
contact structures typically consist of multiple metal layers in order to meet all of these re-
quirements, which can introduce thermodynamic instabilities to the system and can lead to
contact degradation through mechanisms such as electromigration, oxidation, and other elec-
tromechanical reactions in the presence of oxygen [87]. To overcome some of these issues
capping and passivation layers such as WC/W have been used to prevent oxidation of the un-
derlying metal layers and it has been shown that dramatic increases in the contact and sheet
resistance values for increased annealing times directly correlated to metallurgical reactions
and oxidation [88]. Diffusion barriers have also been investigated such as TiN [89] but only
showed success in preventing oxidation in vacuum conditions. The investigations performed
in air at elevated temperatures showed severe electrical degradation [90]. Aluminium over-
layers have been demonstrated that act to prevent oxidation [91] and there have been many
investigations into the formation of stable silicides that are less prone to oxidation at elevated
temperature in air [73] [90] [92]. However, all of the different compositions investigated
exhibited oxidation and severe degradation after 45-70 hour annealing periods with the most
promising technique showing severe degradation after 250 hours [73].
The most significant recent advances for 4H-SiC Ohmic contacts for long term stability
for high temperature applications include:
• the demonstration of SiC Ohmic contacts that withstand heat soaking under no electric
bias at 500-600 oC for hundred or thousands of hours in non-oxidising gas or vacuum
environments [93].
• the successful long term electrical operation of n-type Ohmic contacts with specific
contact resistivity in the range 10−5 Ω.cm2 in oxidising air ambients at temperatures be-
tween 500 and 600 oC have been demonstrated in low current density devices [94][95].
• Ohmic contacts formed on n-type 4H-SiC using a combination of tungsten and nickel
have recently been demonstrated that performed successfully for 15 hours at 1000 oC in
an argon environment [68]
For high temperature and other demanding applications there still remains a need for
significant advancement within 4H-SiC Ohmic contact technology in order to fully realise
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the potential of SiC electronics. Although there has been demonstration of long term stable
n-type contacts at 600 oC [94] in air there is yet to be an equivalent demonstration of p-type
technology. The durability and reliability of SiC Ohmic contacts is one of the critical factors
limiting the practical high-temperature limits of SiC electronics. The main area that still
requires significant progress is the realisation of Ohmic contacts to 4H-SiC that show long
term temperature stability and can withstand electrical bias in an oxidising air environment
at temperatures beyond 300 oC.
2.4.5 Oxide growth and deposition on 4H-SiC
One of the major advantages of SiC is that it forms a thermal SiO2 when it is heated in
the presence of oxygen. This means that theoretically the technology is compatible with
the successful silicon VLSI (very large scale integration) technology that utilises inversion
channel MOSFET based electronics as well as discrete silicon power devices [19], which will
make the manufacturing process compatible with current silicon fabrication facilities.
This means that the most attractive method of oxide formation in 4H-SiC electronic is
thermal growth of SiO2. This is conventionally performed using either wet (H2O) or dry
(O2) oxidation in a diffusion furnace. However, a major factor which has hindered progress
within the technology is the high level of interface traps present at the 4H-SiC/SiO2 interface
in the 4H-SiC MOS system, which acts to reduce the inversion channel mobility in 4H-SiC
MOSFETs. In order, to overcome this issue gate oxides on SiC are alternatively grown in
nitric oxide (NO) or nitrous oxide (N2O) as growth in these environments has been shown to
reduce the density of interface states in comparison to gate oxides grown in the conventional
way [96] [97] [98].
Thermal oxidation, the technique used to grow SiO2 layers on SiC, results in the forma-
tion of a defective interface with a large density of interface traps (Dit) located within the
SiC bandgap. The defects scatter and trap inversion channel carriers, resulting in very low
channel mobilities in 4H-SiC MOSFETs. Dit varies across the bandgap and is particularly
high close to the conduction and valence band edges. A suggested cause of the high density
of interface states at the SiC/SiO2 interface is the near interface traps (NITs), which due to
the bandgap of 4H-SiC of 3.26 eV are located within the bandgap [99] [100] [101]. Near
interface traps are considered to be native oxide defects that lie approximately 2.8 eV be-
low the conduction band edge of SiO2 [99]. Their energy level is considered to be within
the bandgap close to the conduction band edge of 4H-SiC allowing substantial trapping of
electrons whereas within the other polytypes with their lower bandgap energies, 3 eV for 6H-
SiC, the near interface traps are less problematic as they are within the conduction band so do
not affect carrier mobility in the inversion layer [99] [100] [101] [102]. The acceptor states
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that are located at 2.8 eV below the SiO2 conduction band edge have been observed using
photon-emission electron tunnelling in oxides both on Si and SiC [99] so are a consistent
issue for both technologies. However in Si as it has a much lower bandgap they are much
less problematic as they are located significantly above the conduction band minimum.
Recent studies have presented that silicon interstitials or carbon dimers are a possible
origin of the NITs [103] as well as the acceptor states that are located at 2.8 eV below the
conduction band of SiO2. The majority of issues witnessed in SiC MOS devices that do not
fit with the trend of issues found at the Si/SiO2 interface are believed to be due to the presence
of carbon at the interface.
The cause of the high density of interface states is not completely understood and it is
unknown as to whether they are intrinsic defects to the SiC/SiO2 interface or are caused by
a non-optimised thermal oxidation process [104]. Experimental methods have been explored
to improve the interface trap density, including different post-oxidation annealing methods
used to passivate defects such as post-oxidation annealing in hydrogen or nitrogen, or more
recently the use of sodium or phosphorus in the oxidation process.
It was very quickly established that the treatments that were proven to improve Dit within
silicon MOS did not have the same effect when used to improve the SiC/SiO2 interface.
A very successful method for silicon was post-oxidation annealing in hydrogen gas (H2),
however this method did not have an effective impact on Dit for SiC MOS [105]. The most
dominant Si/SiO2 interface defects are dangling bonds of silicon atoms that are back bonded
to another three substrate Si atoms [106] [107]. Dangling bonds of Si at the surface are easily
passivated by molecular hydrogen at 230 to 260 oC and become electrically inactive [108].
(a) (b)
Figure 2.8: Comparison of net oxide charge densities (a) and interface trap densities (b) on oxides grown at
1100 oC then re-oxidised at 800, 900 or 950 oC [109].
A technique that was explored in 1996 by Lipkin et al. was a post-oxidation treatment
that involved oxidation performed at a lower temperature after the bulk of the oxide had been
grown on SiC [109]. This was named a re-oxidation anneal and was intended to oxidise
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any impurities that remained after the original oxidation without oxidising anymore of the
silicon. The temperature range used was between 800 and 1000 oC and three different re-
oxidation techniques were analysed. This included wet oxidation and dry oxidation, both at
900 oC for 1.5 hours and a third technique using the slow pull procedure from the oxidation
furnace, which is described by Shenoy et al. [110]. The experiment demonstrated that Dit is
reduced using the slow pull procedure similar to the results found by Shenoy et al., however
the reduction seen after wet re-oxidation had a much greater impact as can shown in Table 2.4
by reducing both the interface trap density and the oxide charge density (QOX). Dry oxidation,
as shown in Table 2.4, doubled the interface trap density compared to the result for the sample
that had not been through any re-oxidation anneals. It was also found that increasing the wet
re-oxidation anneal temperature allowed for QOX to be reduced even further, but did not have
much effect in reducing Dit, as shown in Figure 2.8. The best re-oxidation anneal temperature
identified during the investigation for oxides grown at 1050 oC was found to be 950 oC, as this
reduced the net oxide charge density by a factor of 2, whilst reducing the interface trap density
by a factor of 2.5, Figure 2.8. Although this method improved the interface trap density of the
SiC/SiO2 interface it still remained an order of magnitude larger than any Dit that is witnessed
at the Si/SiO2 interface so it was still important to look for different techniques to reduce the
interface trap density even further in order to gain a greater channel mobility in SiC MOS
devices, particularly SiC MOSFETs.
Post-Oxidation QOX (cm−2) Dit (cm−2eV−1)
None 4.0 × 1012 7.1 × 1011
Slow Pull 2.3 × 1012 3.2 × 1011
Wet 1.6 × 1012 2.8 × 1011
Dry 3.9 × 1012 1.5 × 1012
Table 2.4: Oxide charge and interface trap densities of oxide grown at 1100oC, then processed with either the
slow pull, dry or wet post-oxidation procedure.[109]
The use of nitrogen to passivate defects was another common technique used on the
Si/SiO2 interface. Early studies by Li et al. found that post-oxidation annealing in N2O on
the SiC/SiO2 interface increases Dit, whilst post-oxidation annealing in NO improves the
interface by reducing the density of interface states [111]. The exact cause of the increase in
Dit by N2O in the SiC/SiO2 was unclear in this study, however, it was suggested in a study by
Ellis and Buhrman [112] that it could be due to a large amount of Si-N bonds being formed
in the already grown SiC/SiO2 interface and the post-oxidation anneal in N2O acts to remove
the N with the presence of atomic oxygen, therefore deteriorating the interface.
Post-oxidation annealing using nitric oxide (NO) gas has become a very popular tech-
nique to reduce the interface trap density in the 4H-SiC/SiO2 interface. This produces a
significant reduction in the interface trap density, considerably more than any of the other
techniques that have been discussed so far, and allows mobilities of up to 50 cm2/Vs to be
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achieved [96].
Chung et al. [113] found that annealing in NO after a standard oxidation/reoxidation
process results in a significant reduction in Dit in the upper half of the gap for n-SiC but causes
a slight increase in Dit in the lower section of the bandgap for p-SiC. Theoretical calculations
were explored to explain these effects and it was suggested that this reaction occurred because
of carbon clustering. The nitrogen acts to passivate carbon interstitials within the bandgap.
Isolated C interstitials are passivated entirely because the gap level drops into the valence
band as shown in Figure 2.9 after nitrogen annealing. However for clusters of interstitials,
passivation by nitrogen can only drop the gap level to lower within the bandgap, depending
on the size of the cluster the gap level will drop between the valence band edge and mid
gap. This explains why nitrogen passivation causes a large reduction in the upper part of the
bandgap in n-SiC but cause an increase in Dit in the lower part of the bandgap in p-SiC.
A comparison between the effect of nitrogen on the fast C-related components, as dis-
cussed above, and the slow oxide-related components of Dit have also be explored and it is
suggested that nitrogen annealing, as well as passivating carbon defects, has a large effect on
oxide related traps [114]. This investigation provides a conflicting view to that of Chung et
al. [113] and suggests that nitridation reduces Dit in both the lower and upper parts of the
SiC bandgap, although it does state that the decrease observed close to the valence band edge
is much lower than the decrease witnessed at the conduction band edge. This suggests that
depending on the analysis techniques that are used different traps are observed.
Studies have also identified that density of interface states near the conduction band edge
are very consistent for different 4H-SiC crystal structures as it has been shown that nitridation
has the same impact on MOS devices that are fabricated on both the (0001) 4H-SiC face and
the (112¯0) face [115].
Different combinations of nitrogen and hydrogen post-oxidation annealing have been
explored and produce even lower values of interface trap densities at the SiC/SiO2 interface
Figure 2.9: (a) Energy Levels for interstitial C and C cluster in SiC. (b) C and C cluster states in SiC following
N passivation [113].
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than post-oxidation nitrogen annealing. When hydrogen annealing is completed after the
deposition of a platinum metal layer, the platinum causes the H2 to break into monatomic
H, which seems to have more impact on reducing Dit as it allows H incorporation at the
SiC/SiO2 interface [116]. This combined with nitridation has been found to reduce Dit and
produce higher mobilities than NO treatment alone. The maximum field effect mobility of 55
cm2/Vs for Si-face lateral MOSFETs after sequential anneals in NO and H2 and witnessed
reductions of Dit from approximately 1012 cm−2eV−1 to 5× 1011 cm−2eV−1 were discovered
by Dhar et al. [117].
Wang et al. have explored analysis of the effects of post-oxidation nitridation followed
by hydrogenation. It was found that the combination effectively passivated approximately
30% more of the interface traps near the conduction band edge compared to the NO only
technique [118]. Deeper in the gap, the reduction was reported to be even more substantial,
an order of magnitude lower. The investigation was also used to predict the mechanisms
that are responsible for the reduction in Dit using a first principle study. Several mechanisms
were discussed. It was hypothesised and simulated that the monatomic H acts to passivate
correlated C dangling bonds on neighbouring threefold-coordinated C atoms. However, the
study went on to suggest that some of the interface defect states were caused by the Si-C-O
bonded interlayer and that both the H and N act to convert this structure into either Si-C-O-N
or Si-C-O-N-H bonded interlayers, which acts to reduce threefold C atoms and reduce the
interface states further.
A technique developed recently is post-oxidation annealing in phosphoryl chloride (POCl3)
[119]. First the technique was examined on MOS capacitors and involved the comparison of
different annealing temperatures. All of the samples underwent dry oxidation at 1200 oC for
160 minutes followed by either no additional annealing or a 900 oC, 950 oC or 1000 oC anneal
in a mixture of POCl3, O2 and N2. The results from this investigation are shown in Table 2.5.
It was found that the 1000 oC POCl3 anneal produced the greatest effect and reduced Dit by
more than 1 order of magnitude to 9× 1010 cm−2eV−1 compared to the interface trap den-
sity of the sample that did not undergo any POCl3 annealing treatment, which was 1× 1012
cm−2eV−1.
Gate Oxide EOT Dit Qeff /q
(nm) (cm−2eV−1) (cm−2)
Dry (1200oC) 55 1 × 1012 -2 × 1010
Dry + NO (1200oC) 58 4 × 1011 9 × 1010
Dry + POCl3 (900oC) 56 1 × 1012 -2 × 1010
Dry + POCl3 (950oC) 56 1 × 1011 3 × 1011
Dry + POCl3 (1000oC) 56 9 × 1010 4 × 1011
Table 2.5: Equivalent oxide thickness (EOT), interface state density (Dit) at 0.2 eV from EC and effective oxide
charge (Qeff ) for 4H-SiC MOS capacitors[119].
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Gate Oxide µ FE,max VTH S Dit
(cm2/Vs) (V) (V/dec) (cm−2eV−1)
Dry (1200oC) 6 7.5 1.2 8 × 1012
Dry + NO (1250oC) 26 3.4 0.6 3 × 1012
Dry + POCl3 (1000oC) 89 0.0 0.1 1 × 1011
Table 2.6: Peak field effect mobility (µ FE,max), threshold voltage (VTH), subthreshold swing (S) and interface
state density (Dit) for 4H-SiC MOSFETs [119].
After analysis of the response of the MOS capacitors to the POCl3 treatment planar n-
channel MOSFETs were also fabricated for comparison. One sample underwent dry oxi-
dation without any post-oxidation anneal, one was annealed in NO and one in POCl3. The
results for this investigation are shown in Table 2.6. The device parameters were extracted
using capacitance-voltage and current-voltage measurements. Table 2.6 shows that POCl3
annealing at 1000 oC for 10 minutes produces a peak field-effect mobility of 89 cm2/Vs com-
pared to a field effect mobility of 6 cm2/Vs and 26 cm2/Vs for the dry gate oxide and the post
oxidation in NO anneal samples respectively [119]. The POCl3 annealed device also had a
much lower interface trap density compared to the other samples, as shown in Table 2.6.
Further analysis into the removal of near interface traps through phosphorus incorpo-
ration was explored by Okamoto et al. [120]. Capacitance-voltage and thermal dielectric
relaxation current (TDRC) measurements [100] were used to analyse the near interface traps
of oxides prepared by dry oxidation, NO annealing and POCl3 annealing in order to compare
the responses of each technique. The TDRC spectra for each sample is shown in Figure 2.10.
The data from the TDRC spectra was interpreted using Rudenkos interface model [100]. This
assumes that near interface traps (NITs) are intrinsic interfacial defects energetically located
close to the conduction band edge of 4H-SiC and the width and height of the peak is related to
the density of NITs. An extremely small, shallow signal, less than 1 pA, is seen for the POCl3
annealed device. This suggests that near interface traps are almost completely removed by
POCl3 annealing. This is very similar to the response witnessed after sodium-enhanced oxi-
dation.
The use of sodium to reduce the interface trap density in 4H-SiC was first witnessed when
it was found that the use of a sintered alumina environment during oxide growth increased the
oxidation rate and reduced the number of near interface traps (NITs), which led to field effect
mobilities as high as 150 cm2/Vs [121]. The reduction in the density of near interface traps
and increase in oxidation rate witnessed within this process is believed to be caused by the
presence of impurities within the alumina [122]. It was concluded in a study by Allerstam
et al. [123] that the impurity responsible for increasing the oxidation rate and causing a
substantial reduction in NITs is sodium.
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There are several potential explanations for the role of Na ions in reducing NITs. Tilak
et al. [124] suggested that Na ions work to neutralise negatively charged defects in SiC by
forming an interface dipole, whilst Gudjonsson et al. [121] predict that Na availability dur-
ing growth cause a reduction in interface traps by acting to passivate defects at the interface
or within the oxide. However, the underlying mechanism for this reduction in NITs is still
uncertain. A density functional theory study by Tuttle et al. [125] suggests that the neutral
Na is a spectator impurity that occupies near interfacial interstitial sites and does not actually
interact with the defects and impurities at the interface. The Na ions are suggested to intro-
duce an effective mass hydrogenic impurity band at the edge of the SiC conduction band that
can explain the effects that have been observed after the introduction of sodium ions.
Even though the use of sodium in the gate oxide allows for much higher channel mobili-
ties it does not provide a stable long-term solution particularly for high temperature operation.
As the sodium ions are mobile within the interface it is a very unstable and bias-stress testing
shows that very large shifts in the flatband voltages (VFB) of devices that are fabricated using
sodium can occur [123].
Figure 2.10: TDRC spectra for dry, NO-annealed and POCl3-annealed devices [120].
Figure 2.11: High-resolution transmission electron microscopy (HRTEM) image of the SiO2/4H-SiC inter-
face revealing the transition layers A (4.8 nm) and B (3.3 nm) on the SiO2 and the SiC sides of the interface,
respectively [126].
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Other suggested causes of device issues are oxide trapped charge (QOT ) and fixed charge
(QF ) located within the oxide, however, they have not been the main focus of research in
SiC MOS to date unlike the great depth in which enhancements to the interface quality have
been examined. In Si MOS fixed charge is believed to occur in the first 25 A˚ of the oxide
from the Si interface due to structural defects such as ionized Si, however, in the case of
Si MOS this fixed charge in the oxide was not believed to be in electrical communication
with the Si [127]. It is believed that a similar charge will exist in SiC MOS [128] but the
physical nature of this charge has not yet been identified. It has, however, recently been ob-
served that a transition layer exists on both sides of the SiC/SiO2 interface that extends several
nanometres into each side of the interface, as shown in Figure 2.11, using transmission elec-
tron microscopy (TEM), electron energy loss spectroscopy (EELS) and X-ray photoelectron
spectroscopy, which could support the theory of the existence of a fixed charge inside the
oxide [126]. Similar results have also been reported about the existence of a transition layer
[129] and it has been suggested this layer may be due to the presence of carbon [130], or
carbon clusters, suboxide bonds, and defects that trap charge due to the topology and geom-
etry of the SiC surface not being suitable to form an abrupt oxide interface [131]. However,
further investigation is needed to support these theories.
Most recently a technique has been presented to reduce the interface trap density by
control of the thermal oxidation conditions. Kikuchi et al. fabricated 4H-SiC MOS capacitors
with almost ideal capacitance-voltage characteristics by selecting the oxidation procedure
based on thermodynamic and kinetic considerations of SiC oxidation and produce capacitors
with interface state densities of less than 1011 cm−2.eV−1 at 0.1 eV below the conduction
band edge of SiC [132]. In this investigation thermal oxidation was carried out at 1300 oC
followed by a post-oxidation anneal at 800 oC in O2 indicating that low Dit is achievable
simply by thermal oxidation.
There has been much development over recent years within the understanding and im-
provement of the SiC/SiO2 interface. The fabrication techniques have been honed to now
produce much higher mobilities and to decrease the density of interface states at the 4H-
SiC/SiO2 interface. However, there are still a great deal of questions that remain unanswered.
After all of these different post-oxidation annealing techniques there is still, in comparison
to Si, a very high interface trap density and the device mobilities are still much lower than
the potential bulk mobility for the material. This raises the question as to what other device
operation limiting defects there are within SiC MOS and what would be a suitable method
to eradicate these issues. However, it is also incredibly important to keep in mind that early
silicon MOS technology also encountered numerous technical barriers that took many years
of dedicated research to overcome and in comparison 4H-SiC MOS is most definitely in its
infancy.
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2.4.6 Oxide reliability
Although the fact that SiC forms SiO2 when heated in the presence of oxygen potentially
allows it to follow the path of the highly successful silicon MOS technology, there remains
a number of important differences between both insulator quality and device processing that
are currently inhibiting SiC MOSFETs from realising their full potential. Some of the major
issues have already been outlined in section ?? with regards to processing technologies to
increase the effective channel mobility of MOSFETs and improve the SiC/oxide interface
quality. However, the focus of this section is on the examination and development of the
insulator to increase stability, limit oxide failures and to minimise leakage current through
the gate oxide.
SiC oxides are prone to a higher degree of leakage current and oxide failures when com-
pared to their silicon counterparts. This is believed to be a consequence of the thermal oxide
quality and interface structure of SiC MOS which causes devices to display higher levels of
interface state densities, fixed oxide charges, charge trapping and carrier oxide tunnelling. As
this is the case, the measured breakdown fields of thermally grown SiO2 on 4H-SiC are in the
region of 10 MV.cm−1 [2] [133].
There have been numerous studies into the transport mechanisms in dielectric films
grown on 4H-SiC, however, there is a large variation in results and there is no consensus
on the dominating conduction mechanisms in the insulators [133][134][135][136][137][138].
The most recent investigations conducted on n-type 4H-SiC have shown that at high electric
fields Fowler-Nordheim tunnelling dominates conduction through the insulator and at low
and intermediate electric fields leakage is due to trap assisted tunnelling and Ohmic conduc-
tion in both dry oxygen and nitride thermally grown oxides [139].
The wide band gap of 4H-SiC reduces the potential barrier impeding tunnelling of dam-
aging carriers through oxides grown on 4H-SiC so that oxides cannot be expected to attain
identical high reliability as thermal oxides on silicon [134]. With this being the case it is
highly likely that alternative gate dielectrics will have to be utilised for the development of
4H-SiC MOSFETs for the most ambitious high-power and high-temperature applications.
Multilayer dielectric stacks will likely be developed to further enhance the SiC MOS system.
2.4.7 Low channel mobility
As discussed in subsection 2.4.5 one of the main technological concerns in 4H-SiC MOSFET
technology is that of electrically active defects in the SiO2/SiC interface leading to a high
density of interface states (Dit) at the conduction band edge [140][104]. One of the main
issues caused by Dit at and near the SiC-SiO2 interface in 4H-SiC MOSFETs is a low effective
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inversion channel mobility. This acts to reduce the gain of transistors and the current carrying
capability of MOSFETs, which means that the performance of 4H-SiC MOSFETs is not
nearly as advantageous as it theoretically should be. The effective mobility is reduced by
both Coulombic scattering by trapped charges, interface states and fixed oxide charges, which
lowers the actual channel mobility and by charge trapping which decreases the number of free
carriers in the channel [141][142]. It has also been observed that the interfacial charge could
consist of more than just traps, which have been shown to negatively impact on the effective
inversion channel mobility [96].
In order to improve the channel mobility many different passivation techniques have been
investigated to reduce the high density of interface states as described in subsection 2.4.5
including thermal annealing in hydrogen [105], nitrogen-rich environments [111], sodium
[121] and even more recently phosphorus passivation techniques have been employed [119],
which has enable mobilities of between 20 and 100 cm2V−1s−1 to be achieved in n-channel
MOSFETs.
The data in Table 2.7 show a summary of the literature data on the characteristics of both
n and p-channel 4H-SiC MOSFETs which have undergone varying gate dielectric treatments.
As shown by the data in Table 2.7 the highest reported peak field effect mobility for an n-
channel 4H-SiC MOSFET is 108 cm2V−1s−1 and was extracted from a device which had
undergone a post-deposition anneal in POCl3 and was formed on an implanted p-type body
[143]. The highest reported p-channel peak field effect mobility is 15.6 cm2V−1s−1 and was
extracted form a device which had undergone wet oxidation using the pyrogenic method fol-
lowed by an anneal in argon at 1200 oC for 30 minutes and was formed in an epitaxial n-type
body. As can be seen in the table, both the nitridation and phosphorus based processes lead to
a significant increase in the field effect mobility for the n-channel devices from values as low
as 4 cm2V−1s−1 to mobility values between 30 and 108 cm2V−1s−1, however, as substantially
less research has been conducted on p-channel MOSFETs further investigations are required
to demonstrate the same trend for p-channel devices.
The increase in mobility has been demonstrated to be due to the passivation of interface
states through the removal of excess carbon at the interface and the saturation of dangling
bonds [145]. Rozen et al. demonstrated that the value of the peak field-effect mobility in-
creased with increasing nitrogen incorporation and a decreasing interface trap density. This is
shown in the data in Figure 2.12, which show a plot of peak field effect mobility as a function
of the nitrogen annealing time and the interface trap density [144]. A strong correlation is
shown between the interface trap density, the field effect mobility and the NO anneal time and
an increased NO anneal time leads to a reduction in Dit and, hence, an increase in peak field
effect mobility which suggests that Coulomb scattering is the limiting transport mechanism
at the interface and is reduced by a reduction in Dit [146].
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Figure 2.12: Peak field-effect mobility as a function of various NO annealing times (upper axis), which yield
distinct densities of charged interface states (lower axis). The N density as the interface is measured by SIMS
[144].
In additional to the reduction of Dit it has been suggested that during nitridation of the
gate oxide nitrogen atoms are incorporated in the SiC substrate and modify its electrical
properties acting as n-type shallow donors [147] [148]. If this also occurs during phosphorus
passivation, the incorporation of nitrogen or phosphorus atoms in the SiC substrate can lead
to a ‘counter doping’ effect, which acts to compensate acceptors present in the inversion
channel region [149]. Swanson et al. qualitatively demonstrated an increase in the resistivity
of p-type 4H-SiC directly exposed to the annealing atmosphere (N2O or POCL3) by scanning
spreading resistance microscopy (SSRM)[150] and have recently quantified this observation
using scanning capacitance microscopy (SCM). An increase in n-type doping under the SiO2-
SiC interface in MOS structures after passivation annealing in N2 or POCl3 of the deposited
gate oxide was witnessed and the concentration of the sample annealed in POCl3 was an order
of magnitude higher than the equivalent N2O annealed sample[151]. Under similar annealing
conditions, Liu et al. [149] observed an incorporation of phosphorus and nitrogen atoms on
the SiC surface of 1.8× 1014 cm2 and 5.5× 1014 cm2, respectively. Further investigations on
this phenomena are necessary in order to understand the impact of the annealing conditions
on the device characteristics and also to fully validate the recently presented findings.
As discussed, the mobility characteristics of 4H-SiC MOSFETs have increased over the
last decade due to development of the post-oxidation annealing techniques which act to passi-
vate defects at the SiO2-SiC interface, however, the extracted mobility characteristics are still
much lower than the theoretical capability of the material so further improvements are still
required to fully realise the true potential of the technology. This is of particular importance
for p-channel devices, which are yet to see a great deal of interest in the literature but are a
key component for future CMOS applications.
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2.4.8 Threshold voltage instability
Another phenomenon witnessed in 4H-SiC MOSFETs is threshold voltage instability, which
is also due to the presence of charges at the SiO2-SiC interfacial region in 4H-SiC MOSFETs
[161][128]. Research suggests that not all charge beyond that of interface trapped charge
(QIT ) is fixed charge and previous investigations propose that the shifting of VTH in devices
is an artefact of oxide trapped charge (QOT ), which is sufficiently close to the interface to
exchange charge with the channel but is time dependent [128].
By exploring the time dependence of bias-stress-induced VTH instability measurements
a strong trend was found between bias-stress time and VTH shift for a wide range of devices
from different manufacturers [128]. All trends converged at approximately 1-10 ps at the
point when there would be zero VTH shift, which suggests that the tunnelling transition time
for SiC MOS is similar to that found in irradiated Si MOS with a similar oxide thickness,
which was found to be 0.1 ps [162]. This was concluded to be due to a“tunnelling front”
wherein traps were either filled or emptied depending on the applied field and those beyond
it remained unaffected. It was determined to move at a rate of 2 A˚ per decade of time into
the oxide, with the first transitions occurring at about 0.1 ps, which gave rise to a linear-with-
log-time behaviour for a uniform trap distribution [163]. This“tunnelling front” was found
to be dominated by electron tunnelling to the E-prime centres (a broken Si-Si bond due to
an oxygen vacancy) in the oxide in irradiated Si MOS [164][165][166]. Research suggests
that oxide traps in 4H-SiC MOS extend at least 32 A˚ into the oxide from the interface as-
suming that the tunnelling front of 2 A˚ per decade of time for Si MOS can also be applied to
SiC MOS. The distance in the findings are also in agreement with the oxide transition layers
for SiC MOS of 3-5 nm thickness, which have been investigated using transmission elec-
tron microscopy (TEM), electron energy loss spectroscopy (EELS) and X-ray photoelectron
spectroscopy [126][130].
The effect has been witnessed across devices irrelevant of the post oxidation processing
technique, however, it has been shown that although the effect still remains it can be reduced
by post oxidation annealing such as an NO anneal. It was found that devices that did not
have an NO anneal had a larger VTH instability (about 3 times larger) than an equivalent
device that had undergone an NO anneal. This suggests that the post-oxidation anneal in
NO decreases the number of oxide traps that are observed, which is consistent with other
work that found that an NO anneal acts to reduce the number of slow electron traps that are
attributed to defects in the near-interfacial oxide layer[101] as well as reducing the number
of measured interface traps [111][113][97]. These findings suggest that a post oxidation
treatment that effectively passivates interface traps may also reduce the oxide trapped charge
so could potentially also act to reduce the threshold voltage instability as well as increase the
effective channel mobility of 4H-SiC MOSFETs.
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The phenomenon could also be due to a contribution from mobile charge within the oxide
(QM), which could be present as a result of a non-optimised growth or deposition process.
This would also create a varied response across a temperature range as mobile ions may only
become mobile enough to move as the temperature increases, which was found in the study
by Lelis et al. [128]. However, the majority of devices explored showed a positive VTH shift
for positive bias stressing and a negative VTH shift for negative bias stressing, which suggests
that mobile ions were not involved in the interaction and the response was due to electrons
filling or emptying near-interfacial oxide traps in response to the applied electric field.
As this phenomenon is inherent to all SiC MOSFETs, irrelevant of the gate oxide pro-
cessing methodology, it is important to minimise and examine the effects, particularly across
the device operating temperature range, which this will have on the device characteristics
particularly for the manufacture of 4H-SiC integrated circuits (ICs).
2.5 Future potential of the technology
The development of a high temperature 4H-SiC CMOS technology would have a wide array
of potential uses and applications. There is high demand from a wide range of industrial sec-
tors for resilient electronics for a range of environmental conditions such as high temperature
and corrosive ambients. Potential applications, particularly for high temperature integrated
circuits, which require reduced cooling, include oil drilling, space exploration, motor drives,
avionics and nuclear energy generation [2]. The development of gas sensors for combus-
tion monitoring has created a high demand for amplifiers and analogue-to-digital converters
(ADCs) to be co-located with the sensors and able to operate at elevated temperatures in
order to improve signal integrity [167]. 4H-SiC CMOS can be used in unison with this tech-
nology and could be implemented as both the amplifier and the ADC. The early failure of
silicon electronics used in oil and gas drilling applications currently costs companies half a
million US dollars for each day that is required to replace failed electronic components from
the drill. By replacing such electronics with 4H-SiC devices that are capable of operation at
much higher temperatures they should offer higher reliability during prolonged operation at
200 oC for such applications [2].
An increased understanding along with the development and optimisation of process
techniques for some of the issues outlined in section 2.4 such as those of selective dop-
ing, Ohmic contact formation and semiconductor/dielectric interface issues could also act to
enable the development of other 4H-SiC electronics as the key challenges also impact on
other devices. For example an improved ion implantation and post implantation treatment
would also benefit the manufacture and performance of bipolar junction transistor (BJT), p-n
junction diode and junction field effect transistor (JFET) technology. An improvement on the
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interface quality between SiC and SiO2 could also be transferred for the use in vertical power
MOSFETs and MOS capacitor technology and one of the major factors that impacts on the
performance and quality of all semiconductor devices is that of Ohmic contact so progress
within this area will act to benefit all 4H-SiC electronic devices as well as those for high
temperature applications.
The development of solutions that maximise yield and minimise the thermal budget of the
manufacturing process for devices will also benefit the manufacture of other 4H-SiC devices
as well as help make the technology more affordable.
2.6 Summary
To achieve high performance 4H-SiC CMOS for high temperature applications it is essential
to address and optimise some of the key aspects that have been outlined within this review
such as the removal/passivation of charges at the SiO2-SiC interfacial region, which act to
degrade device performance through the reduction of the effective inversion channel mobility,
causing threshold voltage instability and reduced oxide reliability of 4H-SiC MOSFETs.
Currently the cost of SiC remains substantially higher than that of silicon, which is lim-
iting the adoption and development of the technology. To fully realise the potential of the
technology it is of great importance that material quality continues to improve as well as a
continued growth in wafer size so that the technology can scale and become more afford-
able for mass adoption. Furthermore improved material quality will also help increase device
yield, which will also benefit the market growth and device cost.
With a particular focus on monolithically fabricated 4H-SiC CMOS technology, which
is the interest of this research, it is also of great importance to understand and optimise the
production of MOSFET devices built in implanted well structures as it is widely accepted
that the performance and quality of regions doped by ion implantation are inferior to that
of in-situ epitaxially doped regions. This is also of great importance when the technology
advances and processing is used as a tool for threshold adjustment using ion implantation in
commercial transistors for both digital and analogue applications for integrated circuits and
power applications. This highlights that it is incredibly important for device operation that
the ion implantation process and post implantation anneal is optimised to produce material
quality that is at least equivalent to that of 4H-SiC doped epilayers.
Another key area that requires attention is that of Ohmic contacts on 4H-SiC. It is im-
portant that a process is developed to produce Ohmic contacts that can withstand continuous
operation at elevated temperatures for devices built for high temperature applications. For
monolithic CMOS devices that are designed to operate in such environments it is incredibly
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important to develop contacts on both n and p regions that do not degrade the device charac-
teristics, have sufficiently low contact resistivities over the entire operating temperature range
and ideally minimise the cost, time and thermal budget during manufacture to minimise the
device cost and maximise uptake.
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Analysis of Ohmic metal contacts on n and p-type
4H-SiC
3.1 Introduction
The main objective of this investigation is to aid in the advancement and commercialisation
of a CMOS process to enable the production of signal level 4H-SiC MOSFETs for high
temperature digital and analogue applications. As discussed a key enabling technology for
4H-SiC electronics is the fabrication of high quality Ohmic contacts, therefore, the focus of
this chapter is on the electrical characterisation and performance of the 4H-SiC n and p-type
Ohmic contacts that were employed in the MIS devices that are analysed in chapter 4 and
chapter 5. The main aim being to understand the contact characteristics and performance in
order to recommend a suitable monolithic process for both n and p-type contacts for 4H-SiC
CMOS.
3.2 Overview of the theoretical metal-semiconductor contact
Ohmic contacts are essential to all semiconductor devices as they are used to form connec-
tions between the semiconductor device to other circuitry and the outside world. An Ohmic
contact should not significantly modify device performance and should supply the required
current with a voltage drop that is sufficiently low compared to the drop across the active re-
gion of the device. However, the wide band gap of 4H-SiC results in high Schottky barriers,
which makes it problematic to form low-resistance Ohmic contacts on 4H-SiC[2]. Therefore,
the development of high quality Ohmic contacts on 4H-SiC is an enabling technology for the
development of resilient electronics for high temperature applications.
When a metal and semiconductor are brought into contact the Fermi levels of the two
materials must be equal at thermal equilibrium. For the ideal case the barrier height (φB) is
the difference between the metal work function (φM) and the electron affinity of the semicon-
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ductor (χs) and can be calculated using Equation 3.1 for an n-type semiconductor.
qφBn = q(φM − χs) (3.1)
For a contact between a metal and a p-type semiconductor the barrier height (φBp) is
determined using Equation 3.2.
qφBp = Eg − q(φM − χs) (3.2)
The most common measurement of the transport characteristics of Ohmic contacts is the
specific contact resistance (ρc). ρc of an Ohmic contact is defined as the reciprocal of the
derivative of the current density (J) with respect to the voltage across the interface and can be
extracted from the current-voltage relationship of a test structure:
ρc =
(
δJ
δV
)−1
V=0
. (3.3)
The current conduction in Ohmic contacts can be dominated by 3 different regimes. Each
mechanism is dependent on temperature and doping level within the semiconductor, there-
fore, a comparison between the thermal energy (kT) and the interface characteristic energy
(E00), which is dependent on ND can determine which mechanism is dominating the conduc-
tion process. E00 is calculated using Equation 3.4.
E00 =
qh
4pi
√
ND
εsε0m∗tun
, (3.4)
where m∗ is tunnelling effective mass, q is electron charge, h is Planck’s constant, εs is
semiconductor permittivity, ε0 is vaccuum permittivity and ND is the donor concentration.
At low to moderate doping levels and when E00 kT, thermionic-emission is the domi-
nant conduction mechanism and ρc is calculated using Equation 3.5.
ρc =
k
A∗∗Tq
exp
(
qφBn
kT
)
(3.5)
where A∗∗ is effective Richardson constant and φBn is the Schottky barrier height. In
the thermionic-emission regime ρc is very sensitive to barrier height and temperature but is
independent of the doping concentration.
When the doping level is higher and E00 ≈ kT thermionic-field-emission dominates con-
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duction. In this condition ρc is calculated using Equation 3.6.
ρc =
k
√
E00cosh(
E00
kT
)coth(E00
kT
)
A∗∗Tq
√
piq(φBn − φn)
exp
(
q(φBn − φn)
E00costh(
E00
kT
)
+
qφn
kT
)
(3.6)
where φn is the Fermi potential from the conduction band edge in n-type semiconductor
(Ec-EF ). In the thermionic-field-emission regime ρc is dependent on doping concentration,
temperature and barrier height.
With even higher doping, E00  kT and field-emission dominates the conduction. ρC is
calculated using Equation 3.7 and Equation 3.8.
ρc =
ksin(pic1kT )
A∗∗piqT
exp
(
qφBn
E00
)
(3.7)
c1 =
1
2E00
log
(
4(φBn − VF
−φn
)
(3.8)
In the field-emission regime ρc is dependent upon both φBn and
√
ND. Therefore, to
obtain low values of ρc either high doping, low barrier height or both must be implemented.
In wide bandgap semiconductors, such as 4H-SiC, a metal does not typically exist with
a low enough work function to produce a low barrier, therefore, the technique for producing
Ohmic contacts on 4H-SiC involves the need for a more heavily doped surface layer to form
the Ohmic contact. As discussed in subsection 2.4.4, a combination of both high doping in the
substrate and high annealing temperature is required to produce an Ohmic contact to 4H-SiC
alongside careful material selection for the contact metallisation. The contact metallisation
is also a limitation for the maximum device operating temperature and the most promising
material for high temperature Ohmic contacts that has currently been explored is platinum,
which has been used in gas sensors [167].
3.3 Current status of the technology
The current status of Ohmic contacts to both n and p-type 4H-SiC was reviewed within sec-
tion ??. As previously discussed there has been a great deal of research carried out on the
process techniques used for the formation of Ohmic contacts on 4H-SiC including investi-
gations into the materials used for the contact metallisation, the doping concentration of the
substrate and the post deposition annealing conditions in order to optimise the performance
of the contacts for high temperature applications and to increase the long term stability and
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reliability of the Ohmic contacts. However, as discussed there is still much room for fur-
ther understanding as there still remains a need for significant advancement within 4H-SiC
Ohmic contact technology in order to fully realise the potential of SiC electronics for high
temperature and other demanding applications. Although there has been demonstration of
long term stable n-type contacts at 600 oC [94] in air there is yet to be an equivalent demon-
stration of p-type technology. The durability and reliability of SiC Ohmic contacts is one of
the critical factors limiting the practical high-temperature limits of SiC electronics and it is
essential to have both n and p-type contacts that show long term temperature stability for high
temperature SiC CMOS.
3.4 Fabrication techniques and process variation
In this investigation 2 different contact metallisation processes were employed for the n and
p-type 4H-SiC Ohmic contacts, respectively. A description of the process for each is given in
Table 3.1. In both instances a borophosphosilicate glass (BPSG) passivation layer was first
deposited and windows for the contacts were opened using a dry etch followed by a wet etch
to control the sidewall profile.
Contact Metallisation process
n-type A stack of Ti (37.5 nm)/Ni (76 nm) was deposited and then annealed at 650 oC in argon using
a rapid thermal anneal (RTA). The unreacted nickel was then removed using a piranha etch
(mixture of H2SO4 and H2O2) then another 76 nm of nickel was deposited followed by an
anneal at 1050 oC in argon using an RTA. The remaining excess nickel was then removed
using a pirhana etch.
p-type A stack of Al (5 nm)/Ti (5 nm)/Ni (76 nm) was deposited followed by an anneal in argon at
950 oC using a RTA.
Table 3.1: Description of the processing steps used in the fabrication of the n and p-type 4H-SiC Ohmic contacts
used in samples HV06, CR25 and CR27.
3.5 Analysis of contact performance at elevated temperatures
The two-terminal contact resistance method is commonly used to extract the total resistance
from a semiconductor test structure with 2 contacts as RTH can be extracted from the experi-
mental current-voltage relationship. A cross section of a lateral two-terminal contact resistor
structure is shown in Figure 3.1. For this geometry of structure the total resistance (RTH) is
[168]:
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RT =
RSHd
W
+Rd +Rw + 2Rc, (3.9)
where RSH is the sheet resistance of the semiconductor, Rd is the resistance due to current
crowding under the contacts, Rw is the contact width correction if Z < W, Rc is the contact
resistance and d is the distance between the contacts. This technique is useful to show the
contact behaviour, however, without an accurate knowledge of each of the resistance compo-
nents it is not possible to extract the separate parameters such as specific contact resistance
using this technique.
Figure 3.1: A lateral two-terminal contact resistance structure in cross section and top view.
The data in Figure 3.2 shows the current-voltage characteristics between 300 K and 600 K
which were extracted from a lateral two-terminal n-type 4H-SiC resistor structure. As shown,
the structure showed rectifying (non-Ohmic) behaviour as the current-voltage plot in Fig-
ure 3.2 did not exhibit a linear characteristic. This Schottky behaviour suggests that a poten-
tial barrier exists within the contact. This could be a product of a structural modification as a
consequence of the two step anneal process as described in Table 3.1.
The barrier height (φB) can be extracted from a semilogarthmic plot of the current-voltage
characteristics and an extrapolation of the linear region to extract Is when V=0 using Equa-
tion 3.10.
φB =
kT
q
ln
(
AA∗T 2
Is
)
(3.10)
Where A is the contact area and A∗ is the effective Richardson’s constant. The Is value
extracted from the data in Figure 3.3 was 0.65 mA and the barrier height was 0.33 V. A value
of 146 A.cm−2.K−1 was used for the effective Richardson’s constant [79][169].
The data in Figure 3.4 show the total resistance extracted from the linear I-V characteris-
tics of the n-type resistor structure in Figure 3.2 calculated by applying Ohm’s law to the mea-
sured I-V characteristics. The resistance is calculated from the gradient of the current-voltage
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Figure 3.2: Current-voltage plot at varying temperatures of a two-terminal n-type 4H-SiC resistor structure.
Figure 3.3: Semilogarithmic current-voltage plot of a two-terminal n-type 4H-SiC resistor structure.
data set using 2 data points to mamimise the number of calculated data points. As shown,
RTH increases with increasing temperature from a value of 2.40 kΩ at 300 K to 2.85 kΩ at
650 K.
The data in Figure 3.5 show the current-voltage characteristics between 300 K and 600 K
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Figure 3.4: Resistance-temperature plot of a two-terminal n-type 4H-SiC resistor structure extracted under a
10 V bias in the linear region of the I-V characteristics from Figure 3.2.
which were extracted from a lateral two-terminal p-type 4H-SiC resistor structure. As shown,
the structure showed an Ohmic characteristic across the measured voltage range, which is
dominated by the semiconductor and could be due to low doping in the semiconductor. This
can be further understood by examining the response of the semiconductor separately by
extracting the semiconductor sheet resistance relationship with temperature using a four-
terminal van der Pauw structure. A reduction in the total resistance with increasing tem-
perature was also observed, as shown by the data in Figure 3.6.
To understand the mechanism that is dominating the temperature dependence of the re-
sistance in both the n-type and p-type material it is necessary to identify the temperature
dependent RSH and ρc of the materials.
The sheet resistance (RSH) for the samples was extracted from a four-terminal van der
Pauw (VDP) structure [168]. The principles behind the four-terminal VDP method are that
the specific resistivity of a flat sample of arbitrary shape can be measured without knowing
the current pattern if the following conditions are met: (1) the contacts are at the perimeter of
the sample, (2) the contacts are sufficiently small, (3) the sample is uniformly thick, and (4)
the surface of sample is singly connected. For a symmetrical square sample with four equal
spaced contacts along the periphery the resistance is defined:
R12,34 =
V34
I12
, (3.11)
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Figure 3.5: Current-voltage plot at varying temperatures of a lateral two-terminal p-type 4H-SiC resistor struc-
ture.
where the I12 enters the sample through contact 1 and leaves through contact 2 and the
voltage (V34) is the voltage difference between contact 3 and contact 4. RSH is equal to
Equation 3.12 for a symmetrical sample.
Figure 3.6: Resistance-temperature plot a two-terminal p-type 4H-SiC resistor structure with Ohmic contact
behaviour.
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RSH =
piR12,34
ln(2)
(3.12)
The data in Figure 3.7 show the sheet resistance (RSH) extracted from the four-terminal
van der Pauw structure between 300 K and 650 K for both n-type and p-type contacts on
heavily doped 4H-SiC. RSH decreases with increasing temperature for the p-type sample. The
increase in sheet resistance with increasing temperature is similar to previous experimental
results [82][170]. As the ionisation energy of N is much lower than that of Al in 4H-SiC
an almost complete activation is typically achieved in n-type material at room temperature
as discussed in subsection 2.4.3, therefore, the highly doped n-type material behaves as a
degenerate semiconductor and shows an increase in RSH with increasing temperature [170].
This is, therefore, also responsible for the increase in RTH with increasing temperature, which
was observed in Figure 3.4.
Figure 3.7: Sheet resistance (RSH) vs temperature extracted from a four terminal van der Pauw structure for
both heavily doped n-type and p-type 4H-SiC. Measurement error is smaller than the plotted data points.
Room temperature Hall measurements were conducted on the four-terminal VDP struc-
tures to extract the electron and hole concentrations from the n and p-type implanted samples,
respectively. A uniform implanted layer thickness was assumed and a thickness of 0.3µm
for the n-type layer and 0.35µm for the p-type layer was used. An electron concentration
of 7× 1018 cm−3 was extracted for n-type and a hole concentration of 5× 1017 cm−3 for the
p-type sample.
For p-type material the temperature dependent RSH can be related to the hole concentra-
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tion and the hole mobility using the relation[1]
RSH =
1
qµppt
, (3.13)
where q is the charge of an electron, and t is the thickness of the implanted layer. The
hole concentration depends on the acceptor concentration (NA) and the concentration of of
compensating donors (ND) and be expressed using Equation 3.14 [168].
p ≈ (NA −ND)NV
gND
exp
(−EA
kT
)
(3.14)
where g is the degeneracy factor for acceptors, EA is the ionisation energy of acceptors
and NV is the effective density of states in the valence band and is calculated using Equa-
tion 4.51.
NV = 2
(
2pim∗kT
h2
)3/2
(3.15)
where h is Planck’s constant and m∗ is the density of state effective mass of the valence
band. The hole mobility is dependent on both NA and T and is described by Equation 3.16
[171].
µp(T,NA) = µ(300, NA)(
T
300
)β(NA) (3.16)
By substituting in the value of β, which is equal to 2.56 as reported in the literature for
the doping conditions used in this investigation [171], and combining Equation 3.13 with
Equation 3.15, 3.14 and 3.16 a relationship between RSH and EA can be derived:
RSH = T
1.06 gND
NA −ND
h3
2(2pim∗)
3
2
300−β
qtµ(300, NA)
exp
(
EA
kT
)
. (3.17)
Therefore, a semilogarithmic plot of RSH/T1.06 as a function of q/kT should produce
an Arrhenius dependence (k=Ae−EA/kT ) which the activation energy (EA) can be extracted
from for p-type material. Figure 3.8 shows a plot of RSH/T1.06 against q/kT determined from
the data in Figure 3.7 for the p-type sample. As shown, the experimental data follows an
Arrenhius law as a linear fit is produced giving an activation energy of 138 meV for the p-type
sample, which is comparable to other Al doped samples reported in the literature [79][170].
The specific contact resistance was extracted from a four-terminal cross-brige Kelvin
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Figure 3.8: Semilogarithmic plot of RSH/T1.06 as a function of q/kT for the p-type van der Pauw structure.
resistor (CBKR) structure for each of the samples. The technique is illustrated in Figure 3.9.
Current is forced between contacts 1 and 2 and the voltage is measured between contacts 3
and 4. Between contact 1 and contact 2 there are 3 voltage drops: one between contact 1
and the semiconductor; one along the semiconductor; and, one between the semiconductor
and contact 2/3. A high input impedance voltmeter used for measuring the voltage between
contacts 3 and 4 (V34) allows very little current flow between contacts 3 and 4. The potential
at contact 4 is, therefore, the same as the potential in the semiconductor directly under contact
2/3, therefore, the potential difference between contacts 3 and 4 is solely due to the drop
across the contact metallisation [168]. The contact resistance is
Rc =
V34
I
(3.18)
and the specific contact resistivity is
ρc = RcAc (3.19)
where Ac is the contact area.
The data in Figure 3.10 show the specific contact resistance as a function of temperature
for both the n-type and p-type contacts on heavily doped 4H-SiC. It can be observed that
both samples show a reduction in ρc with increasing temperature. For the p-type contact ρc
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decreased from 2.4× 10−3 Ω.cm2 at room temperature to 0.5× 10−3Ω.cm2 at 650 K. The n-
type contact ρc decreased from 2× 10−3Ω.cm2 to 0.9× 10−3Ω.cm2 for the same temperature
range.
The high contact resistances witnessed in the n-type 4H-SiC contacts could be a product
of the two step anneal process and the extremely thick Ti layer (37.5 nm) used in the met-
allisation. Contacts formed by deposition of almost identical combinations of Ti and Ni can
ehibit both Ohmic [172] and Schottky behaviour [173] depending on the substrate doping and
the post deposition annealing temperature. This is due to the fact that the electrical properties
of contacts on 4H-SiC are dominated by their structures and phase compositions, which are
highly dependent on the high-temperature post-deposition treatment [174]. Therefore, the
2 stage annealing process could have acted to modify the structure or phase composition of
the contact. The specific contact resistivity is comparable with the reported ρc values for Ni
based contacts on n-type 4H-SiC [175][176]
Figure 3.9: A four-terminal cross-bridge Kelvin contact resistor structure cross section and top view.
As discussed in section 3.2 the dominant transport mechanism in the metal-semiconductor
interface is dependent on the difference between the interface characteristic energy (E00) and
kT/q. A comparison of kT/q with E00 calculated for the doping levels at room temperature
for the n and p-type contact samples under investigation in this study using Equation 3.4
produces an E00 value of 2.4× 10−4 eV for n-type and 4.2× 10−5 eV for the p-type contact,
which suggests that thermionic-emission (TE) is the dominant transport mechanism in both
contacts as E00 << kT/q. Therefore, the decrease in ρc with increasing temperature for both
samples is due to the dependency between ρc and 1/T as shown in Equation 3.5.
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Figure 3.10: Specific contact resistance vs temperature for contacts on both heavily doped n-type and p-type
4H-SiC.
The surface morphology of the contacts was also investigated using optical microscope
images and non-contact atomic force microscopy. Figure 3.11 shows an optical microscope
image of the metal silicide contact on both heavily doped n-type and p-type 4H-SiC as de-
scribed in Table 3.1. It is clear within the images that the n-type metallisation is much darker
in appearance and has a rougher surface morphology than the p-type contact. To investigate
this further a 10µm× 10µm non-contact atomic force microscopy scan was conducted on
each of the samples as shown in Figure 3.12 and 3.13 for the n-type and p-type contacts, re-
spectively. The data in Figure 3.12 and 3.13 show the surface morphology of the n and p-type
contacts formed on the samples. It is evident that the n-type contact metallisation has a large
surface roughness (RRMS), which is 45 nm and the height variation between the minimum
and maximum heights is greater than 200 nm. The data in Figure 3.13 show that the p-type
contact has a lower RRMS than the n-type equivalent with an RRMS of 8 nm and height varia-
tion between minimum and maximum of approximately 80 nm across the measured sample.
The increased RRMS observed for the n-type contact could be a product of the 2 stage anneal
process as described in Table 3.1 and could be conistent with the Schottky behaviour of the
contact, observed in Figure 3.2, is due to a structural modification of the metallisation as a
consequence of the process conditions. It has previously been demonstrated that the interfa-
cial microstructure and, therefore, the electrical performance of Ohmic contacts on 4H-SiC is
strongly dependent on the RRMS of the underlying 4H-SiC and also the RRMS of the contact
[66]. As the contact metallisations were formed on implanted regions the increased surface
roughness of the n-type contact could also be due to a contribution of an increased 4H-SiC
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surface roughness due to the ion implantation and post-implant annealing procedure used for
the nitrogen ion implantation.
(a) (b)
Figure 3.11: (a) Optical microscope image of metal silicide Ohmic contact on heavily doped n-type 4H-SiC
(b) Optical microscope image of metal silicide Ohmic contact on heavily doped p-type 4H-SiC.
Figure 3.12: 10× 10µm non-contact AFM image of the metal silicide Ohmic contact on heavily doped n-type
4H-SiC.
Figure 3.13: 10× 10µm non-contactt AFM image of the metal silicide Ohmic contact on heavily doped p-type
4H-SiC.
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3.6 Optimisation of the contact formation process and contact opera-
tion
To improve the potential of the contacts, which have been analysed in this chapter there are
a number of steps which should be taken in order to understand the cause of the non-ideal
characteristics and also to reduce the process steps required for manufacture.
Firstly, a key area for further investigation is the impact of the ion implantation proce-
dure on the contact characteristics as this is the technique used for almost all SiC device
manufacture as discussed in autoref subsection 2.4.3. As it has been widely reported that
the ion implantation doping procedure and post-implantation anneal can significantly affect
the contact characteristics it is important to explore this further for the metallisations that
are under investigation in this thesis [66] as this could be a key component contributing to
the high surface roughness and rectifying behaviour of the n-type contact. This could be
explored by first investigating the surface morphology of 4H-SiC doped with either N or Al,
for n and p-type material, respectively, with different implantation and annealing conditions
both with and without a carbon capping layer. If the surface morphology was measured
the implantation procedure (dose, energy, capping layer) could be correlated to the surface
morphology to explore the dependency. Then the same metallisation could be performed on
samples with varying surface morphologies to correlate the specific contact resistance and
contact behaviour with the surface morphology of the 4H-SiC. A systematic investigation
with controlled variables will allow further understanding into the relationships between pro-
cess variation and contact performance. This could then be developed further to optimise the
fabrication process to explore the doping concentration and surface roughness relationship of
4H-SiC to find the optimum processing conditions.
It has also been reported that the protective carbon capping layer, which is often em-
ployed during the post-implantation annealing procedure to protect the 4H-SiC surface can
actually be employed as the Ohmic contacts on both n and p-type 4H-SiC, which show stable
operation at temperatures up to 450oC [177]. This would therefore, act to remove several
process steps from the CMOS fabrication process.
A key area for further investigation is the contact process implemented to form the n-type
contacts. As the process currently leads to a contact with rectifying behaviour it is impor-
tant to understand the cause and, therefore, modify the process to form an Ohmic contact.
This could be conducted by performing electrical characterisation of the contacts at different
stages of the process. The current-voltage characteristics should be measured after deposi-
tion and before the annealing process. They should also be measured after each of the etching
steps in order to establish the point at which the characteristics change. Physical investiga-
tions such as Auger profiles, TEM or XRD could also be conducted to establish the chemical
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composition of the metal stack to explore the change in composition or phases of the material
after each of the process steps [81][174]. This could then inform a change in the process
steps to improve the contact characteristics.
Another area for further investigation is the specific contact resistance and how to reduce
the contact resistivity. This could be achieved through increasing the doping concentration
of both the n and p-type regions as the lowest reported contact resistivities on 4H-SiC are
reported on highly or degenerately doped material [178]. A reduction in the contact resistivity
could also be through an increase in the post deposition annealing temperature as this has
also been shown to be beneficial in Ohmic contacts on 4H-SiC. Another option would be
to explore other metallisation stack, which have been shown to produce low specific contact
resistances on 4H-SiC such as titanium/tungsten alloys [70], titanium carbide [70], nickel
[71], palladium [71], nichrome [72] and various metal stacks [73] such as Au/Ti/Al [74],
Si/Pt [75] and Ti/Al [76].
It would be beneficial to establish a monolothic process for both n and p-type 4H-SiC to
reduce the process steps for production. One way in which this could be achieved is through
the use of a Ni/Al stack for both n and p-type contacts. It has previously been demonstrated
that a monolithic process can succesfully be employed for both n and p-type contacts on
4H-SiC using an Ni/Al stack [179]. It was found that an optimum thickness of Al between
5 and 6 nm exhibited Ohmic contacts on both n and p-type 4H-SiC.
Finally, the long term stability of the contacts in air is yet to be investigated. Therefore, an
investigation should be undertaken to explore the performance of the contacts at temperatures
exceeding 300 oC in air over long timescales such as 1000 hours.
3.7 Summary
This chapter has presented the contact characteristics and performance of both n an p-type
Ohmic contacts on 4H-SiC at temperatures up to 650 K. The findings present that both con-
tacts show reliable and stable performance up to 650 K in air with observed specific contact
resistances of 2.0× 10−3 Ω.cm2 and 2.3× 10−3 Ω.cm2 at room temperature for the n and p-
type contacts, respectively.
Both the n and p-type regions had high RSH across the measured temperature range,
which is due to the carrier concentration of each of the samples (7× 1018 cm−3 and 5× 1017 cm−3
for the n and p-type material, respectively). To reduce the sheet resistance it would be bene-
ficial to increase the doping concentration of the region, which would also help to reduce the
specific contact resistance of the Ohmic contacts. However, the n-type region was shown to
be degenerately doped as it exhibited metallic behaviour by showing an increase in resistance
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with temperature.
As discussed in section 3.6 further investigations are required in order to explore the
rectifying behaviour of the n-type contact, to reduce the specific contact resistances of both
contacts and also to explore the long term performance of the contacts at elevated tempera-
tures in air.
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Chapter 4
Impact of dielectric formation and processing on the
operation of 4H-SiC MIS structures
4.1 Introduction
This chapter aims to act as an overview to the key parameters from the metal-insulator-
semiconductor (MIS) structures that are implemented and examined during this project. The
main objective in studying the MIS system is to gain an in depth understanding of the impact
of the variation in dielectric processing steps in order to facilitate performance and stability
improvement in devices, such as the metal-oxide-semiconductor field-effect transistor (MOS-
FET) used in integrated circuits that will be discussed in further detail in Chapter 5. This
information can then be correlated with the field effect mobility and electrical performance
of the MOSFETs in order to aid the understanding of the impact of process variation on the
MOSFET performance.
4.2 Overview of the theoretical MIS system and operation
The MIS capacitor is one of the most useful devices in the study of semiconductor surfaces,
particularly in the characterisation and analysis of the MOSFET, as capacitor structures can
be fabricated simultaneously with the MOSFET and numerous electrical properties can be
extracted from the MIS capacitor such as [180]:
• Surface band bending and the depletion layer width in the semiconductor as a function
of gate bias.
• Doping profile in the semiconductor.
• Interface trap level density as a function of energy in the bandgap.
• Oxide thickness and oxide breakdown field.
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• Charge in the oxide such as oxide fixed charge and the interfacial charge between the
insulators.
• Nonuniformities in the oxide charge distribution and nonuniformities of surface poten-
tial caused by the charge in the oxide.
• Dielectric constant of the semiconductor and the insulator(s).
4.2.1 Ideal MIS capacitor theory
In order to perform any analysis on the measured electrical characteristics that will be ex-
amined in this chapter, it is first important to understand the electrostatic theory in both the
ideal and non-ideal MIS systems. A cross-section of a simple p-type MIS capacitor is shown,
which consists of a thin insulating layer sandwiched between the bulk semiconductor mate-
rial and a metal, in Figure 4.1a along with the corresponding energy band diagram under
equilibrium conditions shown in Figure 4.1b.
(a) (b)
Figure 4.1: Schematic cross-section of an (a) deal p-type MIS capacitor and (b) its energy band diagram under
equilibrium conditions.
In Figure 4.1b, E0 represents the vacuum level and is the minimum energy an electron
must possess to completely free itself from the material. EF is the Fermi energy of the
material and EC and EV are the conduction and valence energies, respectively. The energy
difference between E0 and EF in a metal is known as the metal workfunction and is denoted
by φM. In a semiconductor the height of the surface barrier relative to EC is known as the
electron affinity and is labelled χS in Figure 4.1b. Ei is the intrinsic energy level of the
semiconductor and φB represents the bulk potential or the energy difference between the
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Fermi energy and the intrinsic energy of the semiconductor.
In an ideal MIS structure it can be assumed that [1]:
1. The only charges that can exist in the structure under any biasing conditions are those
in the semiconductor and those, with an equal but opposite sign, on the metal surface
adjacent to the insulator, i.e., there is no interface trap or any kind of charge within the
oxide/insulator.
2. The resistivity of the insulator is infinite or there is no carrier transport through the
insulator under DC biasing conditions.
Solving Poisson’s equation allows the charge density, electric field, and potential to be
obtained as a function of position inside the semiconductor. The standard parameters and
variables such as the semiconductor doping (NA, ND) and the electrostatic potential can be
used in this analysis, however, it is more convenient to deal in terms of normalised parameters.
Therefore, common convention introduces the following quantities [180]:
1. Surface potential:
qφ(x) = EF − Ei(x) (4.1)
2. Band bending:
ψ(x) = φ(x)− φB (4.2)
3. Normalised band bending:
v(x) =
qψ(x)
kT
(4.3)
4. Normalised surface potential:
u(x) =
qφ(x)
kT
(4.4)
5. Normalised Fermi potential in n-type substrate:
uB = ln
ND
ni
(4.5)
6. Normalised Fermi potential in p-type substrate:
uB = −lnNA
ni
(4.6)
where ND is the donor doping concentration, NA is the acceptor doping concentration,
ni is the intrinsic carrier concentration of the semiconductor, k is Boltzmann’s constant, T
is temperature, q is the charge of an electron, φB is the bulk potential, φ(x) is the potential
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at position x in the semiconductor, EF is the semiconductor Fermi energy and Ei is the
semiconductor intrinsic energy level.
As the MIS capacitor is assumed to be a one-dimensional structure, Poisson’s equation
simplifies to,
dE
dx
=
ρ
εsε0
=
q
εsε0
(p− n+ND −NA). (4.7)
Solving the differential equation and applying the boundary conditions (at the surface
(x=0), u=us, and in the bulk (x→ ∞), u=uB to ensure charge neutrality [180]) Equation 4.7
becomes:
E = −kT
q
dv
dx
= Sgn(uB − us)kT
qλi
F (vs, uB) (4.8)
where F (us, uB) is the dimensionless electric field and is calculated using:
F (vs, uB) =
(
ND
ni
) 1
2
[
−(vs + 1) + exp(vs) +
(
ni
ND
)2
exp(−vs)
] 1
2
for n-type, (4.9)
and
F (vs, uB) =
(
NA
ni
) 1
2
[
(vs − 1) + exp(−vs) +
(
ni
NA
)2
exp(vs)
] 1
2
for p-type. (4.10)
λi is the intrinsic Debye length of the semiconductor and is calculated using:
λi =
[
εsε0kT
2q2ni
] 1
2
(4.11)
When a bias is applied to an ideal MIS capacitor 3 situations can occur at the semicon-
ductor surface as shown in Figure 4.2. In a p-type MIS structure, as shown in Figure 4.2,
when a negative voltage (V < 0) is applied to the metal gate, the valence band edge EV,
bends upward close to the surface and is closer to the Fermi level. For an ideal MIS capac-
itor, the Fermi level remains flat in the bulk semiconductor as it is assumed that no current
flows in the structure. Since the carrier density depends exponentially on the energy differ-
ence (EF − EV), this band bending causes an accumulation of majority carriers (holes) near
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the semiconductor surface, which is known as the accumulation case.
When a small positive voltage (V > 0) is applied, the bands bend downward, and the
majority carriers are depleted, which is known as the depletion case. When a larger positive
voltage is applied, the bands bend downward more so that the intrinsic level Ei at the surface
crosses over the Fermi level EF . At this point the number of electrons, or minority carriers,
at the surface is larger than that of the holes, therefore, the surface becomes inverted and this
is the inversion case. The case for an n-type MIS structure is similar, however, the polarity of
the voltage should be reversed.
Figure 4.2: Energy band diagrams for a p-type MIS structure in accumulation, depletion and inversion.
At low frequencies it is assumed that both electron and hole distributions in the semicon-
ductor respond instantly to the gate voltage. Therefore, at low frequencies the semiconductor
surface capacitance can be calculated using:
Cs =
CFBS√
2
exp(vs)− ( niND )2exp(−vs)− 1√
[−(vs + 1) + exp(vs) + ( niND )2exp(−vs)]
for n-type, (4.12)
and
Cs =
CFBS√
2
1− exp(−vs)− ( niNA )2exp(vs)√
[(vs − 1) + exp(−vs) + ( niND )2exp(vs)]
for p-type. (4.13)
where CFBS is the semiconductor flatband capacitance and is calculated using:
CFBS =
ε0εs
λn
for n-type and CFBS =
ε0εs
λp
for p-type. (4.14)
λn and λp are the extrinsic Debye lengths for an n and p-type semiconductor, respectively.
λn =
√√√√( εskT
q2ND
)
for n-type and λn =
√√√√( εskT
q2NA
)
for p-type. (4.15)
61
Chapter 4. Impact of dielectric formation and processing on the operation of 4H-SiC MIS structures
The total capacitance of the MIS structure is the sum of the semiconductor capacitance
and the oxide capacitance in series, which is given in Equation 4.16.
Ctotal =
CsCi
Cs + Ci
(4.16)
The capacitance is dominated by different terms of Equation 4.13 during each regime
of operation. In the capacitance characteristics of a p-type semiconductor, as shown in Fig-
ure 4.3, in strong accumulation when vs < 0 the capacitance is dominated by:
CFBS√
2
exp
−vs
2
(4.17)
In depletion when 2uB > vs > 0 the capacitance is dominated by:
CFBS√
2
1√
vs − 1 (4.18)
In inversion when vs > 2uB the capacitance is dominated by:
CFBS√
2
ni
NA
exp
vs
2
(4.19)
Figure 4.3: C-V curves of an ideal p-type 4H-SiC MIS capacitor with both low frequency and high frequency
C-V curves.
At high frequencies minority carriers can not follow the AC voltage, therefore, at high
frequencies the semiconductor capacitance simplifies to:
Cs =
CFBS√
2
exp(vs)− 1√
[−(vs + 1) + exp(vs)
for n-type, (4.20)
and
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Cs =
CFBS√
2
1− exp(−vs)√
[(vs − 1) + exp(−vs)
for p-type. (4.21)
An ideal high frequency C-V characteristic for a p-type 4H-SiC MIS capacitor is shown
by the solid line in Figure 4.3.
4.2.2 Non-ideal MIS capacitor
In the non-ideal MIS system charges are present within the interface and the insulator, which
can be caused by structural or chemical related defects and can substantially affect the elec-
trical properties of field effect devices. Interfacial charge consists of more than just interface
traps. However, it is accepted that within Si MOS technology (as shown in Figure 4.4) charge
at the interface and in the gate oxide can be attributed and categorised into 4 types: fixed
charge (QF ), mobile charge (QM), interface trapped charge (QIT ) and oxide trapped charge
(QOT ) [127] and it is believed that the same charges exist at the SiC/SiO2 interface.
Figure 4.4: Terminology for charges in the silicon MOS system [127].
Interface trapped charges (QIT ) are located at the semiconductor-dielectric interface with
energy states within the semiconductor bandgap and can exchange charges with the semicon-
ductor in a short time. QIT is also determined by the occupancy of the trap states and the
position of the Fermi level so its value is bias dependent. Fixed oxide charges (QF ) are lo-
cated at or near the interface and are immobile under an applied electric field. Oxide trapped
charges (QOT ) are traps that are distributed within the oxide layer and can be created by X-
ray radiation or hot-electron injection. Mobile ionic charges (QM) are charges that are mobile
within the oxide under bias-temperature stress conditions and are often attributed to sodium
and potassium ions in the oxide.
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4.3 Current status of the technology
The current status of the 4H-SiC MIS structure was described in section ??. As previously
discussed, there has been a great deal of research carried out on the process conditions used
during the growth, deposition and post oxidation annealing treatments of the 4H-SiC MIS
system, with a particular interest in how each technique acts to impact on or improve the
semiconductor-dielectric interface. However, as discussed there is still much room for fur-
ther understanding as there still remains a high interface trap density at the semiconductor-
dielectric interface that acts to dramatically reduce the channel mobility of 4H-SiC MOSFETs
irrelevant of the treatment techniques.
4.4 Processing techniques for the growth and deposition of dielectrics
In this investigation 3 gate dielectrics on both n and p-type 4H-SiC that have undergone dif-
fering process treatments were examined using electrical characterisation of MIS capacitor
structures that were fabricated monolithically with the MOSFET devices that will be dis-
cussed in Chapter 5. The devices studied here are identical, except for a distinctive variation
in gate dielectric treatments used in their fabrication. The main aim of this investigation is
to highlight the benefits and potential issues of each processing technique on the electrical
performance of the devices under test.
The three distinct samples labelled as HV06, CR25 and CR27. Sample HV06 has a
thermally grown, annealed oxide, sample CR25 has a deposited, annealed oxide, which was
preceded by a thick, thermally grown sacrificial oxide, while sample CR27 has a thin thermal
oxide left in situ under a deposited, annealed oxide. A detailed description of the dielectric
growth and post oxidation treatments is given for each of the samples in Table 4.1. The quoted
thicknesses were extracted by Raytheon UK using ellipsometry data during fabrication.
Sample Dielectric processing
HV06 40 nm thermal oxide at 1200 oC in O2, annealled in HCl/O2 at 950 oC then N2O at 1200 oC
CR25 40 nm thermal oxide at 1200 oC in O2, Annealled in POCl3 at 1000 oC, strip oxide, 40 nm
deposited undoped low temperature oxide (LTO), annealed in H2O at 875 oC, annealed in N2
at 1100 oC
CR27 5 nm thermal oxide at 1200 oC in O2, 40 nm deposited phosphosilicate glass (PSG) (1.5 % P),
annealled in steam at 950 oC.
Table 4.1: Description of the processing steps used in the fabrication of the dielectrics in sample HV06, CR25
and CR27.
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The CMOS test structures analysed within this thesis were fabricated on a 100 mm, Si
face, 4o off axis, 4H SiC n+ wafer with a doped epitaxial layer. N and p-type regions were
formed by ion implantation. The implants were annealed with the surface protected by a
carbon cap. A thick field oxide and a thin gate dielectric region were then formed followed by
the formation of doped polysilicon gate electrodes. Nickel based contacts were then formed
on the doped regions and a refractory metal interconnect was deposited and patterned. Next
a thin nickel top layer was applied to protect the pads from oxidation during probe testing at
elevated temperatures. Finally an oxide layer was deposited for final passivation and scratch
protection and openings were made for bond pads.
4.5 Overview of the implemented device characterisation methods
To extract the device parameters from the 3 dielectrics on both and n and p-type substrates
capacitance-voltage (C-V), conductance-voltage (G-V) and current-voltage (I-V) measure-
ments were performed using a Keithley 4200-SCS semiconductor parameter analyser.
After C-V measurements are performed it is necessary to correct the results for series
resistance (RS) using the parallel equivalent model [180]. First RS is calculated from the
measured data set using Equation 4.22.
RS =
Gma
G2ma + ω
2C2ma
(4.22)
where Gma is the measured conductance in accumulation, Cma is the measured capaci-
tance in accumulation, and ω is the measurement frequency [180]. Once RS is computed the
corrected capacitance (CC) and conductance (GC) can be calculated using Equation 4.23 and
4.24.
CC =
(G2m + ω
2C2m)Cm
α2 + ω2C2m
(4.23)
GC =
(G2m + ω
2C2m)α
α2 + ω2C2m
(4.24)
where Cm is the measured capacitance, Gm is the measured conductance and α is a
variable that is calculated using Equation 4.25 [180].
α = Gm − (G2m + ω2C2m)RS (4.25)
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After the series resistance correction has been performed on the measured characteristics
many of the device parameters outlined in section 4.2 can be extracted from the measured
results.
In strong accumulation from the C-V characteristics, Ci is equal to Cmax allowing εi and
the equivalent oxide thickness or ti to be extracted if the capacitor area (A) is known using:
Ci =
ε0εiA
ti
(4.26)
The ionised dopant impurity level can be extracted from the C-V characteristics in deple-
tion using [180]:
NA,D =
2
Agateqε0εi
[
d
dV
(
1
C2(V )
)]−1
(4.27)
Flatband voltage can be extracted from the C-V characteristics by calculating the flatband
capacitance when band bending is zero (ψS = 0) using Equation 4.28 and extracting the
corresponding voltage from the C-V data set for the calculated capacitance value.
CFB =
 CFBSCi(
Ci
A
)
+ CFBS
 (4.28)
CFBS =
ε0εs
λi
(4.29)
4.5.1 Extraction of interface trap density
With a view to understanding the techniques that will be discussed and used to extract the in-
terface trap density it is first important to recognise the MIS equivalent circuits and equations
in different operating conditions. When a bias is applied across a MIS capacitor, a change
of charge in the interface traps occurs as the Fermi level at the semiconductor surface moves
with respect to the interface trap levels. This change of charge affects the MIS capacitance
and alters the ideal MIS curve. The basic equivalent circuit incorporating theses effects is
shown in Figure 4.5a. In this figure, Ci and CD are the insulator capacitance and the semi-
conductor depletion capacitance, respectively. Cit and Rit are the capacitance and resistance
associated with the interface traps and are also functions of energy. The product of CitRit,
is defined as the interface trap lifetime τit, which determines the frequency behaviour of the
interface traps and is an important parameter used in the conductance technique that will be
discussed further in this section. The parallel branches of the equivalent circuit in Figure
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4.5a can be converted into a frequency dependent capacitance Cp parallel with a frequency
dependent conductance Gp, as shown in Figure 4.5b, where,
Cp = CD +
Cit
1 + ω2τ 2it
(4.30)
and,
Gp
ω
=
Citωτit
1 + ω2τ 2it
. (4.31)
The low frequency and high frequency limits are also important and the equivalent cir-
cuits for each are shown in Figure 4.5c and4.5d. In the low frequency condition, Rit, is set to
zero and CD is in parallel to Cit. In the high frequency limit, the CitRit is open and so can be
omitted from the circuit. Physically this means that the traps are not fast enough to respond
to the fast signal. The capacitance for each of these cases is given by Equation 4.32 and 4.33:
CLF =
Ci(CD + Cit)
Ci + CD + Cit
, (4.32)
CHF =
CiCD
Ci
+ CD. (4.33)
(a) (b) (c) (d)
Figure 4.5: (a)-(b) Equivalent circuits including interface trap effects, Cit and Rit. (c) Low frequency limit. (d)
High frequency limit.
Conductance method
The conductance technique, proposed by Nicollian and Goetzberger in 1967 [181] allows
the extraction of Dit in the depletion and weak inversion portion of the bandgap, the capture
cross-sections for majority carriers, and information about surface potential fluctuations. The
technique is based on measuring the equivalent parallel conductance of a MIS capacitor, as
shown in the equivalent circuit in Figure 4.5b, as a function of bias voltage and frequency.
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The interface traps are detected through the loss resulting from changes in their occu-
pancy due to changes in the voltage bias during the AC measurement [180] and be calculated
using Equation 4.34.
Gp
ω
=
ωC2iGm
G2m + ω
2(CiCm)2
=
Citωτit
1 + ω2τ 2it
(4.34)
where Gp is the equivalent parallel conductance, ω is 2pif, Gm is the measured conduc-
tance, Cm is the measured capacitance, Cit is the interface trap capacitance and τit is the
trap time constant, which is equal to RitCit. Once Cit is calculated Dit is obtained using the
relation Dit=Citq2 .
High frequency capacitance method
The high frequency capacitance method also known as the Terman method [182] provides
a rapid evaluation of the semiconductor-insulator interface. At a sufficiently high frequency
interface traps are assumed not to respond and do not contribute any capacitance to the system
as shown in Figure 4.5d. The interface traps, however, do respond to the slowly varying DC
gate voltage and cause the high frequency C-V curve to stretch out along the gate voltage axis
as interface trap occupancy changes with gate bias. This technique is based on the extraction
of the experimental surface potential, ψs, versus gate voltage by comparing the experimental
Cm versus VG curve with the theoretical C vs VG plot. The resulting ψs versus VG relation is a
stretched out version of the theoretical curve which contains all of the necessary information
to determine Dit:
Dit(ψs) =
1
qAgate
Ci
( dψs
dVG
)−1
− 1
− Cs(ψs)
 (4.35)
One disadvantage of this technique and the following low frequency capacitance method
is that the exact doping concentration of the semiconductor must be known to calculate the
Cs (ψs) relation.
Low frequency capacitance method
The low frequency capacitance method involves measuring a C-V curve at a constant
frequency so low that interface traps respond immediately causing them to contribute an ad-
ditional capacitance (Cit) to the measured low frequency C-V curve as shown in Figure 4.5c.
Dit can then be extracted using:
Dit(ψs) =
1
qAgate
([
1
CLF
− 1
Ci
]−1
− Cs(ψs)
)
(4.36)
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As with the high frequency technique, a theoretical calculation is necessary to findCs(ψs).
A major disadvantage of the low frequency capacitance method is the measurement difficulty
in the presence of increased DC leakage of thinner oxides.
Combined high-low frequency capacitance method
This method was developed by Castagne and Vapille [183] and involves combining both
the high frequency and low frequency methods. This technique eliminates the need for a
theoretical calculation of Cs, which can be complex if the doping profile is non-uniform or if
the profile is unknown. Dit is extracted using:
Dit(ψs) =
1
qAgate
([
CLFCi
Ci − CLF
]
−
[
CHFCi
Ci − CHF
])
(4.37)
To determine the energy spectrum of Dit either the low frequency or high frequency
approach can be used to determine ψs.
4.5.2 Current-voltage measurements
Current-voltage measurements of MIS capacitors allow the identification of the conduction
mechanism within the insulator to be established and allow the leakage current and the elec-
trical breakdown characteristics of insulators to be observed. In an ideal MIS structure it
is assumed that there is zero conduction through the insulating layer, however, in real in-
sulators some degree of carrier conduction occurs when the electric field or temperature is
sufficiently high. An estimate of the electric field in an insulator under biasing conditions can
be calculated using:
Ei =
V
ti
(4.38)
where V is the voltage bias across the MIS structure and ti is the thickness of the insulator.
The current density per unit area can be calculated using equation Equation 4.39 where I is
the measured current and A is the capacitor area.
J =
I
A
(4.39)
Electrical conduction in MIS structures is temperature and voltage dependent and can be
caused by different conduction mechanisms and depending on the insulator, one of the charge
transport mechanisms may dominate in a certain temperature and voltage range[1]. Table 4.2
summarises the basic conduction mechanisms that are observed in insulators. Current-voltage
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characteristics are used in this thesis to compare the conduction mechanisms witnessed in the
3 dielectrics (HV06, CR25 and CR27) on both n and p-type 4H-SiC.
Mechanism Expression
Trap assisted tunnelling
J =
2qCtNtexp
[
(−DEi φ
3
2
t
]
3Ei
(4.40)
Fowler-Nordheim tun-
nelling
J =
q3m
8pih¯moxφB
E2i exp
[
−8pi
√
2mox(φB)
3
2
3qh¯Ei
]
(4.41)
Thermionic emission
J = A??T 2exp
−q(φB −
√
qEi
4piεi
)
kT
 (4.42)
Frenkel-Poole emission
J = qNcµEiexp
−q(φt −
√
qEi
piεi
)
kT
 (4.43)
Ohmic conduction
J ∝ Eiexp
(−∆Eac
kT
)
(4.44)
Ionic conduction
J ∝ Ei
T
exp
(−∆Eai
kT
)
(4.45)
Table 4.2: Basic conduction mechanisms in insulators [1]. (m = effective mass in the semiconductor, mox =
effective electron mass in the insulator, A?? = effective Richardson constant, εi = insulator permittivity, φB =
barrier height, ∆Eac = activation energy of electrons, ∆Eai = activation energy of ions, µ = electron mobility
in the insulator, h¯ = reduced Planck constant, φt = trap energy level, Ct =
(
mpoly
mox
) 5
2 8E
3
2
1
3h¯
√
φt−E1
, D =
4
√
2qmox
3h¯ , E1 = total energy of the electron in the metal, Nt = trap concentration in insulator.)
4.6 Issues with the SiC/dielectric interface and the impact of process
variation
In this section the room temperature characteristics of each of the dielectrics on both n-type
and p-type 4H-SiC will be extracted and compared.
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4.6.1 Comparison of the impact of the variation in dielectric formation on the n-type
MIS capacitor characteristics
Table 4.3 shows the extracted parameters for each of the n-type test samples HV06, CR25 and
CR27. The insulator capacitance was extracted from the C-V characteristics in accumulation
that were measured at a frequency of 1 MHz and corrected for series resistance. Flatband
voltage (VFB) was extracted from the C-V characteristics as described in section 4.5 using
Equation 4.28 and 4.29. ti represents the equivalent oxide thickness that was extracted for
each of the samples using Equation 4.26 once Ci was extracted from the measured results.
The relative permittivity of SiO2 was used to perform the calculation. As shown in Table 4.3
HV06 had a much lower equivalent oxide thickness than the other 2 samples, CR25 and
CR27, which had a comparable ti and were approximately equal to the physical dielectric
thicknesses that were extracted by Raytheon UK using ellipsometry data during fabrication,
which were outlined in Table 4.1 of 40 and 45 nm, respectively. The low equivalent oxide
thickness of HV06 which was extracted from the characteristics could be caused by the im-
pact of the HCl/O2 post oxidation anneal step that was outlined in Table 4.1, which may
have acted to modify the relative permittivity of the oxide or the physical oxide thickness and
therefore acts to reduce the equivalent oxide thickness. The fact that the extracted equivalent
oxide thickness of the p-type HV06 MIS sample also exhibits a similar value, as shown in
Table 4.4, suggests that the low equivalent oxide thickness is a product of the dielectric for-
mation and post oxidation process as this is consistent for both the n-type and p-type samples
which were fabricated monolithically on a single 4H-SiC wafer.
Sample Measured
VFB [V]
Theoretical
VFB [V]
Ci
[nF.cm−2]
ti [nm] ND [cm−3]
HV06 3.12 ±0.03 1.48 114 ±1.14 30.31 ±0.30 1.58×1017
±3.16× 1015
CR25 1.90 ±0.02 1.38 75.7 ±0.76 45.59 ±0.46 3.44×1015 ±
6.88× 1013
CR27 1.25 ±0.01 1.42 75.2 ±0.75 45.94 ±0.46 1.70×1016 ±
3.40× 1014
Table 4.3: Extracted parameters of the n-type HV06, CR25 and CR27 MIS samples measured at room temper-
ature.
The large variation of the extracted doping concentrations for each of the samples could
be attributed to an unoptimised ion implantation doping procedure as all of the n-type struc-
tures were formed in implanted regions as outlined in section 4.4. The variation in doping
concentration across the epitaxial layer of the original wafer is also a contributing factor to
this as the Cree wafers used in this study have a doping tolerance of ±50% across the wafer
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[42].
Figure 4.6: Interface trap density as a function of energy at 298 K for the HV06, CR25 and CR27 n-type MIS
capacitor structures.
The data in Figure 4.6 show the interface trap density between 0.1 and 0.4 eV from the
conduction band edge of the 4H-SiC band gap for each of the samples, which was extracted
using the high frequency C-V technique, as outlined in Equation 4.35. As the energy level
approaches the conduction band edge it can be seen that HV06 has the highest density of
interface traps followed by CR27 and then CR25. All of the devices exhibit a similar interface
trap distribution across the energy range and show a rise in Dit as the conduction band edge
is approached as seen in other reports [120][105][104]. However, CR25 shows a reduction
in Dit at 0.15 eV below the conduction band edge, which could suggest that traps at this
energy level have been passivated in some way during the dielectric growth and post oxidation
treatment. This reduction could be attributed to the POCl3 anneal at 1000 oC described in
Table 4.1as a similar effect was observed in a previous study by Okamoto et al. [119].
4.6.2 Comparison of the impact of the variation in dielectric formation on the p-type
MIS capacitor characteristics
The data in Table 4.4 show the extracted parameters for each of the p-type test samples
HV06, CR25 and CR27. The insulator capacitance was extracted from the C-V character-
istics in accumulation that were measured at a frequency of 1 MHz and corrected for series
resistance. Flatband voltage (VFB) was extracted from the C-V characteristics as described
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in section 4.5 using Equation 4.28 and 4.29. ti represents the equivalent oxide capacitance
that was extracted for each of the samples using Equation 4.26 once Ci was extracted from
the measured results. The relative permittivity of SiO2 was used to perform the calculation.
As shown in Table 4.4 there is a large variation between the equivalent oxide thicknesses for
each of the samples. HV06 exhibits the lowest ti of 33 nm, CR25 has a ti of 42 nm and CR27
has an equivalent oxide thickness of 51 nm. The physical thickness as described for each
in Table 4.1 that was extracted by Raytheon UK using ellipsometry data during fabrication
was 40 nm, 40 nm and 45 nm for HV06, CR25 and CR27, respectively. As both the n and
p-type HV06 MIS capacitor samples demonstrated consistently low equivalent oxide thick-
nesses this suggests that this is a product of the HCl/O2 post oxidation annealing treatment
as discussed in subsection 4.6.1, which acts to modify the dielectric permittivity of the HV06
dielectric.
There is a large difference between VFB of each of the devices, which is shown by the
data in Table 4.4. This variation is a result of the different dielectric processing treatments
that were discussed in Table 4.1 and highlights that the different techniques can cause a
variation in the charge present within the oxide, which is a combination of Qf , Qm and Qot
and can have a significant impact on VFB as shown in Equation 4.46. The oxide charge
(Qf+Qm+Qot) in each of the devices is estimated to be 4.64× 1012 cm−2, 1.38× 1013 cm−2
and 5.19× 1012 cm−2 for HV06, CR25 and CR27, respectively calculated from VFB, which
was extracted from the measured C-V characteristics. This analysis could infer that the large
VFB witnessed in sample CR25 is due to the increased oxide charge that is present within
the dielectric compared to both HV06 and CR27, which have a very similar oxide charge.
This could be due to the oxide formation process. Both HV06 and CR27 have a thermally
grown dielectric layer at the SiO2/4H-SiC interface, whereas CR25 is a deposited oxide. This
would also suggest that a thermally grown oxide produces a higher quality interface on 4H-
SiC, which supports previously reported results that demonstrated that a thin thermally grown
film of SiO2 at the interface produced a significant improvement in the breakdown field and
a reduction in VFB of 4H-SiC MIS devices [184].
The observed variation in the extracted doping concentrations for the p-type MIS sam-
ples, as shown by the data in Table 4.4, is smaller than for the equivalent n-type samples
which were shown by the data in Table 4.3 and the values measured are much closer to the
expected levels than those of their n-type counterparts.
Figure 4.7 shows the interface trap density across the bandgap for each of the samples.
As the energy level approaches the valence band edge it can be seen that CR27 has the
highest density of interface traps followed by CR25 and then HV06, although they all show a
comparable proportion and distribution of interface traps across the band gap. This suggests
that the variation in dielectric between the samples has very little impact on the proportion of
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Sample Measured
VFB [V]
Theoretical
VFB [V]
Ci
[nF.cm−2]
ti [nm] NA [cm−3]
HV06 -7.90 ±0.08 -1.47 105±1.1 32.85 ±0.33 1.33×1017 ±
2.34× 1015
CR25 -26.65 ±0.27 -1.52 83.1 ±0.83 41.53 ±0.42 4.33×1017 ±
8.66× 1015
CR27 -10.95 ±0.11 -1.48 67.8 ±0.68 50.90 ±0.51 1.17×1017 ±
2.34× 1015
Table 4.4: Extracted parameters of the p-type HV06, CR25 and CR27 MIS samples measured at room temper-
ature.
interface traps at the valence band edge in the p-type MIS structures.
Figure 4.7: Interface trap density as a function of energy at 298 K for the HV06, CR25 and CR27 p-type MIS
capacitor structures.
4.7 Impact of elevated temperature operation on the MIS system
The temperature dependence of the electrical characteristics of each of the dielectrics on both
n-type and p-type 4H-SiC will be examined in this section in order to examine the impact of
dielectric process variation on the operation of the MIS structures at elevated temperatures.
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4.7.1 Temperature dependent characteristics of n-type MIS capacitors
Capacitance density-voltage measurements were conducted at 1 MHz on each of the n-type
samples, HV06, CR25 and CR27 between 298 K and 498 K and the results, after the series
resistance correction was performed as discussed in section 4.5, are shown in Figure 4.8, 4.9
and 4.10, respectively.
Figure 4.8: Capacitance density-Voltage characteristics for a HV06 n-type MOS capacitor from 298 K to 498 K
measured at 1 MHz.
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Figure 4.9: Capacitance density-Voltage characteristics for a CR25 n-type MOS capacitor from 298 K to 498 K
measured at 1 MHz.
Figure 4.10: Capacitance density-Voltage characteristics for a CR27 n-type MOS capacitor from 298 K to
498 K measured at 1 MHz.
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The flatband voltage at each temperature was extracted using the method discussed in
section 4.5 using Equation 4.28 and Equation 4.29. Figure 4.11 shows VFB as a function of
temperature for each of the samples. As shown in the data, all of the samples exhibit the
same trend with temperature and the flatband voltage reduces towards 0 V as the temperature
increases. A theoretical expression for flatband voltage is given in Equation 4.46,
VFB = φms − Qf +Qm +Qot
Ci
(4.46)
where φms is the metal-semiconductor work function difference, Qf is the fixed oxide
charge, Qm is the mobile oxide charge within the oxide, Qot is the oxide trapped charge, and
Ci is the insulator/oxide capacitance. φms is calculated using Equation 4.47.
φms = φm −
(
χ+
Eg
2q
+ φB
)
(4.47)
From Equation 4.46 and 4.47 it can be inferred that the change in VFB over the temper-
ature range can be influenced by the changes in φB, the oxide charges that are present (Qf ,
Qm, Qot), the insulator capacitance (Ci), the change in electron affinity (χ) and the change in
bandgap energy (Eg). As several of the components within Equation 4.47 should be consis-
tent between all 3 samples such as Eg, χ and φm as the process technique and semiconductor
used was consistent between all 3 samples any difference in VFB between the samples can be
attributed to the oxide charge.
As all of the samples exhibit a similar trend this suggests that the main contributing
factors are φB and Eg as the charges present within each sample are likely to differ more
dramatically between each of the dielectrics as they have all undergone very different pro-
cess conditions, however variations in trapped charge across the measured temperature range
could also be a contributing factor. The band gap energy (Eg) and intrinsic carrier concen-
tration (ni) are temperature dependent as shown by the data in Figure 2.3. Eg decreases with
increasing temperature and ni increases with increasing temperature due Boltzmann statis-
tics due to an increase in the density of states in the conduction and valence bands with
increasing temperature, respectively. Theoretical values in 4H-SiC can be calculated using
the semi-empirical formula below as quoted from [185]:
ni =
√
NVNCexp
(−qEg
2kT
)
(4.48)
Eg = Eg(0)− (0.00065)( T
2
T + 1300
) (4.49)
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where NC and NV are the effective density of states in the conduction band and valence
band, respectively, and can be calculated using Equation 4.50 and 4.51 for 4H-SiC [185].
NC = 3.25x1015(T
3
2 ) (4.50)
NV = 4.8x1015(T
3
2 ) (4.51)
φB varies with temperature as it is directly proportional to kTq and ln(
ND
ni
). The ex-
tracted doping concentration does not vary greatly over the entire scanned temperature range
as shown in Figure 4.12. This suggests that the change in VFB with temperature is dominated
by the change in Eg and the change in ni, however variations in trapped charge across the
measured temperature range could also be a contributing factor.
The large variation in doping concentration shown by the data in Figure 4.12 and the
variation in oxide capacitance will be a contributing factor to the offset between VFB of each
of the samples. The variation in doping concentration could be a product of the ion implan-
tation doping procedure as discussed in subsection 4.6.1 or a consequence of the variation
of the doping concentration of the epitaxial layer of each of the 4H-SiC wafers which the
devices were fabricated within, which acts to compensate the implanted donors.
Figure 4.11: Flatband voltage as a function of temperature for HV06, CR25 and CR27 n-type MIS capacitors.
Measurement error is smaller than the data points.
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Figure 4.12: Donor doping density as a function of temperature for HV06, CR25 and CR27 n-type MIS capac-
itors. Measurement error is smaller than the data points.
As shown by the data in Figure 4.8, 4.9 and 4.10 the extracted oxide capacitances are
constant over the scanned temperature range for HV06 and CR27, however, CR25 shows an
increase in oxide capacitance with temperature. This suggests that a physical change occurs
within the dielectric at elevated temperatures, which modifies either the dielectric permittivity
or the dielectric thickness. This physical change could also be contributing to the extracted
doping concentration in Figure 4.12 as an increase in ND with temperature was observed for
CR25.
Interface trap density as a function of energy level within the bandgap was also extracted
across the measured temperature range for each of the samples using the Terman method,
using Equation 4.35, as discussed in section 4.5 [182]. The Terman method was used in
this investigation due to the ease and speed of extraction as it is used mainly for compari-
son between the 3 samples. As can be seen in Figure 4.13 and 4.15, both HV06 and CR27
show a reduction in Dit close to the band edge as the temperature increases. However, for
sample CR25, the data in Figure 4.14 show the opposite phenomena and an increased Dit is
observed with increasing temperature across the measured energy range. This suggests that
the interface trapped charge has a temperature dependence and become electrically active at
elevated temperatures. This could also suggest that the traps are mobile at the interface or
have varying time constants, so only begin to interact with the semiconductor carriers at ele-
vated temperatures. This could be a product of mobile charge in the oxide that is close to the
interface, which could have been introduced to the oxide during the post oxidation treatments
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as outlined in Table 4.1. The decrease in density of interface traps at the conduction band
edge with an increase in temperature supports observations from previous work and is due to
the bandgap narrowing effect as temperature increases [186]. As the conduction band moves
closer to the valence band with increasing temperature the density of interface traps at the
conduction band edge reduces. This is also in agreement to the trend that is witnessed in the
Si-SiO2 MIS system [187].
Figure 4.13: Interface trap density as a function of energy at varying temperatures for the HV06 n-type MIS
capacitor structure.
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Figure 4.14: Interface trap density as a function of energy at varying temperatures for the CR25 n-type MIS
capacitor structure.
Figure 4.15: Interface trap density as a function of energy at varying temperatures for the CR27 n-type MIS
capacitor structure.
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(a) HV06 n-type MIS capacitor.
(b) CR25 n-type MIS capacitor.
(c) CR27 n-type MIS capacitor.
Figure 4.16: Forward and reverse sweep C-V characteristics taken at a temperature of 498 K and a frequency
of 1 MHz to show the C-V hysteresis and the presence of mobile and oxide trapped charge in the gate dielectric
of n-type MIS capacitors. A different measurement range was implemented for CR25 as the sample reached
breakdown at voltages beyond 3 V so higher measurements were not possible.
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(a) HV06 n-type MIS capacitor.
(b) CR25 n-type MIS capacitor.
(c) CR27 n-type MIS capacitor.
Figure 4.17: Current density (J) against electric field (Ei) for the 3 dielectrics (HV06, CR25, CR27) on n-type
4H-SiC for a range of temperatures (298 K, 348 K and 398 K).
A hysteresis test was conducted on each of the samples to examine the presence of mobile
charge within each of the dielectrics. Each device was heated to 498 K and was swept from
accumulation to inversion and back again. The results are shown in Figure 4.16a, 4.16b
and 4.16c for HV06, CR25 and CR27, respectively. The change in flatband voltage (∆VFB)
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for each of the devices was extracted from the measured results using Equation 4.28. There
was a minimal shift for the HV06 n-type MIS sample and ∆VFB was extracted to be 0.02 V.
The CR25 n-type MIS sample exhibited the largest shift with ∆VFB equal to 0.35 V. ∆VFB
extracted for the CR27 n-type MIS sample was 0.25 V. The results are in agreement with the
observation that CR25 contains the highest combination of mobile oxide charge (QM) and
oxide trapped charge (QOT ) as QM = −COX∆VFB and QOT = −COX∆VFB [168]. The
results equate to a combined QM and QOT for each of the devices of 2.3× 1010 cm−2, 2.7×
1011 cm−2 and 1.9 × 1011 cm−2 for HV06, CR25 and CR27, respectively. This suggests that
the dielectric processing conditions implemented to form CR25 produce the highest amount
of mobile oxide charge and oxide trapped charge out of the three examined techniques that
were outlined in Table 4.1.
Conduction mechanisms in n-type 4H-SiC MIS capacitors
I-V characterisation was performed to examine the conduction mechanisms in each of the
MIS capacitor samples. The variation in the leakage current density of each of the samples
under positive gate biases at different temperatures is shown by the data in Figure 4.17. The
current density observed in CR25 (Figure 4.17b) and CR27 (Figure 4.17c) is 1 to 2 orders of
magnitude higher than that of HV06 Figure 4.17a at electric fields below 1 MV.cm−1. This
difference may be explained by a difference in the effective barrier height values of each of
the 3 dielectrics, which is linked to the difference in growth conditions and post oxidation
treatments. The results in Figure 4.17 also show that very little temperature dependence is
exhibited in the condcution mechanisms of each of the dielectrics shown.
The current conduction mechanisms as outlined in Table 4.2 dominate over a specific
range of applied electric field. Certain conduction processes can dominate in certain tem-
perature and electric field ranges and may not be independent of one another [1]. Several
mechanisms have been reported to explain the observed characteristics of conduction in in-
sulators as summarised in Table 4.2. In order to understand the conduction behaviours of
the 3 samples under examination in this thesis the log(J)-log(E) characteristics of each of
the samples at room temperature are given in Figure 4.18. This data set clearly exhibits dis-
tinguishable regions, which shows that different contributing mechanisms are dominating in
different regions of the applied electric field.
To establish the conduction mechanisms that dominate the characteristics of each of the
samples at different electric fields the results can be compared to the theoretical conduc-
tion mechanisms that were outlined in Table 4.2. It has previously been reported that at
lower and intermediate perpendicular electric fields that conduction in SiO2 on 4H-SiC can
be dominated by trap assisted tunnelling as described in Equation 4.40 [139]. Trap assisted
tunnelling is the phenomenon when charge moves through defect energy levels in the oxide
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by a capture emission process or by a hopping mechanism. Equation 4.40 can be rearranged
to form:
ln(JE) = (−Dφ
3
2
t )(
1
E
) + ln(
2
3
qCtNtφt) (4.52)
Therefore, a plot of ln(JE) vs 1/E will allow the energy of the trap (φt) and the trap
concentration in the oxide (Nt) to be estimated from the slope and intercept of the plot, re-
spectively. A plot of ln(JE) vs 1/E is shown for each of the samples in Figure 4.19. Ct
(sometimes referred to as the trap energy dependent rate constant) is a parameter associ-
ated with the effective masses of electrons in SiC and in the insulator, total energy of an
electron, reduced Planck’s constant (h¯), barrier height between SiC and the insulator and
this parameter is approximated to 1 [139] [188] and the effective electron mass in the in-
sulator (mox) was assumed to be equal to 0.42 m0 [139]. A linear region was observed be-
tween 0.33 and 0.75 MV.cm−1 for each of the samples. The trap energy level (φt) for each
of the samples was extracted from Figure 4.19 and was 0.13 eV, 0.10 eV and 0.08 eV for
HV06, CR25 and CR27, respectively. The trap concentration in each of the samples was
3.54× 1022 cm−3, 2.07× 1021 cm−3 and 1.64× 1021 cm−3 for HV06, CR25 and CR27, re-
spectively. The reported values are 2-3 orders of magnitude greater than values that have
been reported for thermally grown SiO2 on 4H-SiC in varying N2O ambients, which suggests
that the high leakage of the dielectrics under investigation in this study is likely to be due to
the increased concentration of traps at relatively low trap energy levels that act to dominate
the conduction mechanisms through the insulator [138]. This unrealistically high level of
traps, which is higher than the molecular density of SiO2 (2.3× 1022 cm−3) suggests that the
defects are more complicated than a simples single charge state and may be a contribution of
multiple defects in the dielectric[189].
At high electric fields it has been identified that the conduction mechanism that limits cur-
rent transport is Fowler-Nordheim tunnelling [190] [191]. The Fowler-Nordheim tunnelling
mechanism is described by Equation 4.41. A linear trend in a plot of ln(J/E2) vs 1/E would
indicate the presence of a Fowler-Nordheim tunnelling mechanism, however, in this study no
linear trends were identified in the data sets, which suggests that Fowler-Nordheim is not a
dominant conduction mechanism through any of the dielectrics used in this investigation.
Another contributing mechanism that has previously been discussed is Frenkel-Poole
emission, which is the term used to describe the field enhanced thermal excitation of elec-
trons trapped inside the dielectric at an effective average energy of φt and is calculated using
Equation 4.43 [1]. Rearranging Equation 4.43 shows that by plotting ln(J/E) vs
√
E a linear
curve fitting on the data will identify that Frenkel-Poole emission is the dominant conduction
mechanism within the insulator. Equation 4.43 is rearranged to form:
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Figure 4.18: Current density (J) against electric field (Ei) for the 3 dielectrics samples (HV06, CR25, CR27)
measured in accumulation at 298 K.
ln(J/E) =
q
kT
√
q
piε0εr
√
E − qφt
kT
+ ln(qµNc) (4.53)
Figure 4.20 shows a plot of ln(J/E) vs
√
E for each of the samples. A linear trend is
observed for each of the oxides between 0.5 and 1.7 MV.cm−1 and 2 different linear trends
are shown for CR27 (please note the discontinuity of the CR27 data is due to the fact that
only the linear trends were plotted in the figure. Data points do exist between the 2 trends,
however, they have been excluded from this figure as only analysis of the linear parts of the
curve were relevant for this analysis technique.), which suggests that 2 different mechanisms
or trap levels are present within the CR27 dielectric. It is also important to note that all of
the linear fitted trends reported in this investigation had correlation coefficients of greater
than 0.98, which highlights that the characteristics showed extremely strong linear trends
in the examined electric field regions. The relative permittivity of the dielectric (εr) and
the trap energy level (φt) can be extracted from the gradient and the intercept, respectively.
However, without an accurate knowledge of the electron mobility in the insulator it is not
possible to extract the trap energy level. However, after implementing this technique the
extracted relative permittivities for each of the dielectrics are 42.9 for HV06, 48.7 for CR25
and 14.9 for CR27, which are all an order of magnitude higher than the relative permittivity of
SiO2, which has previously been reported as between 2.4 and 4 for the 4H-SiC MOS system
[192]. This suggests that Frenkel-Poole emission cannot be responsible for the extracted
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Figure 4.19: Trap assisted tunnelling plot schematic of the 3 n-type MIS capacitors at 298 K.
linear curves in this investigation. The observed trend could be due to another mechanism
such as trap assisted tunnelling or Ohmic conduction.
4.7.2 Temperature dependent characteristics of p-type MIS capacitors
Capacitance density-voltage measurements were conducted at 1 MHz on each of the p-type
samples, HV06, CR25 and CR27 between 298 K and 498 K and the results, after the series
resistance correction was performed as discussed in section 4.5, are shown in Figure 4.21,
4.22 and 4.23, respectively. Each of the samples exhibit a constant oxide capacitance across
the measured temperature range as shown in Figure 4.21, 4.22 and 4.23.
As with the n-type MOS capacitors in subsection 4.7.1 as the temperature increases all
of the p-type MIS samples show a similar trend and VFB shifts closer towards 0 V as shown
in Figure 4.24. This shift in VFB is due to the impact of the elevated temperature on the band
gap of the 4H-SiC, the change in the intrinsic carrier concentration as discussed in subsec-
tion 4.7.1 and the change in charges at the interface and in the oxide across the measured
temperature range.
However, as shown in Figure 4.25, there is a small variation of NA between each of the
samples and across the measured temperature range in each sample. The greatest change is
seen in sample CR25, which shifts from a value of approximately 4.5× 1017 cm−3 at 298 K
to 3× 1017 cm−3 at 498 K. This reduction could be attributed to an increased ionisation of the
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Figure 4.20: Frenkel-Poole emission plot for the 3 dielectric n-type MIS capacitors at 298 K.
nitrogen dose that is implanted for the threshold adjust implant that will be discussed further
in section 4.8.
The increase of acceptor doping concentration witnessed in both CR25 and CR27 could
be a product of an increased degree of ionisation of acceptor dopants at increased tempera-
tures. As discussed in subsection 2.4.3, the degree of ionisation in p-type 4H-SiC doped with
aluminium at room temperature is relatively low due to the deep acceptor level of the dopant,
which is shown in Table 2.3. As temperature increases the degree of ionisation of the acceptor
increases. For example at 298 K with an aluminium doping concentration of 1× 1017 cm−3
the degree of ionisation is less than 10 % but at 498 K it increases to approximately 7 %.
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Figure 4.21: Capacitance density-Voltage characteristics for a HV06 p-type MIS capacitor from 298 K to 498 K
measured at 1 MHz.
Interface trap density as a function of energy level (ETH-EV) within the bandgap was also
extracted across the measured temperature range for each of the samples using the Terman
method, using Equation 4.35, as discussed in section 4.5 [182]. As can be seen from the
data in Figure 4.28, sample CR27 showsan reduction in Dit close to the valence band edge
with increasing temperature. However, the opposite phenomena was observed for samples
HV06 and CR25 as shown by the data in Figure 4.26 and 4.27. An increased Dit was ob-
served with increasing temperature across the measured energy range. This is in agreement
with the extracted n-type characteristics and suggests that either the interface trapped charge
has a temperature dependence and, therefore, becomes electrically active at elevated temper-
atures or mobile charges are present in the oxide close the SiC-SiO2 interface, which have
varying time constants so only begin to interact with the semiconductor carriers at elevated
temperatures. The mobile charge could be introduced to the oxide during the post oxidation
treatments as outlined in Table 4.1. The decrease in density of interface traps at the valence
band edge with increasing temperature supports previous work and is due to the bandgap
narrowing effect as temperature increases [186].
z
A hysteresis test was conducted on each of the samples to examine the presence of mo-
bile charge within each of the dielectrics. Each device was heated to 498 K and was swept
from accumulation to inversion and back again. The measured characteristics are shown by
the data in Figure 4.29a, 4.29b and 4.29c for HV06, CR25 and CR27, respectively. The
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Figure 4.22: Capacitance density-Voltagee characteristics for a CR25 p-type MIS capacitor from 298 K to
498 K measured at 1 MHz.
change in flatband voltage (∆VFB) for each of the devices was extracted from the measured
data using Equation 4.28. There was a very minimal shift for the HV06 p-type MIS sample
and ∆VFB was extracted to be 0.30 V. The CR25 p-type MIS sample exhibited the largest
shift as ∆VFB was equal to 6.25 V. ∆VFB extracted for the CR27 p-type MIS sample was
1.00 V. The characteristics are in agreement with the extracted parameters from the n-type
samples and confirm that CR25 contains the highest proportion of mobile oxide charge (QM)
and oxide trapped charge (QOT ) as QM = −COX∆VFB and QOT = −COX∆VFB [168].
The results equate to a combined QM and QOT for each of the devices of 3.2× 1011 cm−2,
5.2× 1012 cm−2 and 6.8× 1011 cm−2 for HV06, CR25 and CR27, respectively. When com-
pared to the extracted values from the n-type MIS samples in subsection 4.7.1 it can be seen
that the p-type devices have an order of magnitude more QM and QOT present within the
dielectric than their n-type counterparts. This could be due to positive charges within the
oxides that are neutralised by majority carriers in the n-type samples but in the p-type sam-
ples positive trapped carriers are added to the positive charges in the oxide to increase the
effect. This is supported by findings by Palmieri et al. who witnessed a similar effect in a
comparison study of three different oxidation procedures on both n and p-type 4H-SiC MOS
capacitors and predicted that the charges present were due to carbon compounds close to the
SiO2/SiC interface [193].
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Figure 4.23: Capacitance density-Voltage characteristics for a CR27 p-type MIS capacitor from 298 K to 498 K
measured at 1 MHz.
Figure 4.24: Flatband voltage as a function of temperature for HV06, CR25 and CR27 p-type MIS capacitors.
Measurement error is smaller than the data points.
Conduction mechanisms in p-type 4H-SiC MIS capacitors
As with the n-type MIS samples, I-V characterisation was performed on each of the p-type
MIS samples to examine the conduction mechanisms in each of the insulators. The variation
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Figure 4.25: Acceptor doping density as a function of temperature for HV06, CR25 and CR27 p-type MIS
capacitors. Measurement error is smaller than the data points.
of the leakage current density of each of the samples under negative gate biases at different
temperatures is shown in Figure 4.30. All 3 exhibit a negligible temperature dependence,
however, there is a much larger variation between the current density of the different samples
over the observed electric field range than observed in their n-type counterparts that were
discussed in subsection 4.7.1. The current density witnessed in HV06 (Figure 4.30a) and
CR27 (Figure 4.30c) is consistently several orders of magnitude higher than that of CR25
as shown in Figure 4.30b across the entire scanned perpendicular electric field. CR25 also
exhibits negligible electric field dependence, which suggests that the dielectric has a higher
thickness than predicted due to the extremely low conduction. The current level exhibited
by CR25 is also at the edge of the measurement capabilities of the Keithley system, which
is likely to be a contributing factor to the oscillation ot the measured data set. The measured
data is also inconsistent with the fact that CR25 is a deposited oxide. This difference may also
be explained by a difference in barrier height values for the 3 dielectrics, which is due to the
variation in growth conditions and post oxidation treatments. The results in Figure 4.30 also
show that very little temperature dependence is exhibited in the conductance mechanisms of
each of the dielectrics shown.
The current conduction mechanisms as outlined in Table 4.2 can vary depending on the
applied electric field. Certain conduction processes can dominate in certain temperature and
electric field ranges and may not be independent of one another [1]. Several mechanisms have
been reported to explain the observed characteristics of conduction in insulators as given in
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Figure 4.26: Interface trap density as a function of energy at varying temperatures for the HV06 p-type MIS
capacitor structure.
Table 4.2. In order to understand the conduction behaviours of the 3 p-type MIS samples
under examination in this thesis the log(J)-log(E) characteristics of each of the samples at
room temperature are given in Figure 4.31. This data set clearly exhibits distinguishable
regions, which shows that there are various contributing mechanisms that are dominating in
different regions of the applied electric field. The current level exhibited by CR25 is also
at the edge of the measurement capabilities of the Keithley system, which is likely to be a
contributing factor to the oscillation ot the measured data set.
To establish the conduction mechanisms that dominate the characteristics of each of the
p-type MIS samples at different electric fields the results can be compared to the theoretical
conduction mechanisms that were outlined in Table 4.2. It has previously been reported that
at lower and intermediate perpendicular electric fields that conduction in SiO2 on 4H-SiC
is dominated by trap assisted tunnelling as described in Equation 4.40 [139]. Trap assisted
tunnelling is the phenomena when charge moves through defect energy levels in the oxide
by a capture emission process or by a hopping mechanism. Therefore, a plot of ln(JE) vs
1/E will allow the energy of the trap (φt) and the trap concentration in the oxide (Nt) to be
estimated from the slope and intercept of the plot, respectively using Equation 4.52. A plot
of ln(JE) vs 1/E is shown for sample HV06 and CR27 in Figure 4.32. A linear region was
observed between -1.00 and -1.65 MV.cm−1 for each of the samples. The trap energy level
(φt) for each of the samples was extracted from Figure 4.32 and was 0.22 eV for both the
HV06 and CR27 sample. The trap concentration (Nt) was 6.89× 1021 cm−3 for HV06 and
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Figure 4.27: Interface trap density as a function of energy at varying temperatures for the CR25 p-type MIS
capacitor structure.
1.91× 1020 cm−3 for CR27. The reported values on the trap concentration are 1-2 orders of
magnitude lower than their n-type counterparts, which could be a combined contribution of
the trap energy level and concentration in the p-type MIS system. The p-type parameters
are also much closer to those observed in nitrided thermally grown oxides on 4H-SiC as
examined by Cheong et al. [138], however, the current density is comparable to the n-type
counterparts at electric fields beyond 2 MV.cm−1, which suggests that another mechanism
such as Ohmic conduction may be dominating the leakage characteristics of both the n and
p-type samples.
At high electric fields it has been identified in previous studies that the conduction mech-
anism that limits current transport is Fowler-Nordheim tunnelling [190] [191]. The Fowler-
Nordheim tunnelling mechanism is described by Equation 4.41. A linear trend in a plot of
ln(J/E2) vs 1/E would indicate the presence of a Fowler-Nordheim tunnelling mechanism,
however, in this study no linear trends were identified in the data sets, which suggests that
Fowler-Nordheim is not a dominant conduction mechanism through any of the dielectrics
used in this investigation.
Another contributing mechanism that has previously been discussed is Frenkel-Poole
emission, which is the term used to describe the field enhanced thermal excitation of elec-
trons trapped inside the dielectric at an effective average depth of φtand is calculated using
Equation 4.43 [1]. Equation 4.43 indicates that a plot of ln(J/E) vs
√
E will produce a straight
line if Frenkel-Poole emission is present in the device given by Equation 4.53. However, no
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Figure 4.28: Interface trap density as a function of energy at varying temperatures for the CR27 p-type MIS
capacitor structure.
linear trends were witnessed in the p-type MIS samples, which suggests that Frenkel-Poole
is not a dominant conduction mechanism in this system.
As with the n-type MIS samples, it is also important to note that all of the linear fitted
trends reported in this investigation had correlation coefficients of greater than 0.98, which
highlights that the characteristics showed extremely strong linear trends in the examined elec-
tric field regions.
4.8 Impact of threshold voltage adjust implantation on the characteris-
tics of 4H-SiC MIS capacitors
Threshold voltage adjust ion implants were applied to the p-type MIS samples and n-channel
MOSFET devices to target a particular threshold voltage during operation. In order to investi-
gate the effect of the implant on the n-channel MOSFET characteristics it is firstly important
to examine the impact of the implants on the equivalent p-type MIS samples. All 3 samples
that were examined in this study had undergone the same gate dielectric treatment (sample
CR27 as described in Table 4.1) but had undergone varying threshold adjust implants. The
samples that were examined will be referred to as NVT0, NVT1 and NVT2. NVT0, NVT1
and NVT2 had undergone increasing doses of nitrogen, which act to reduce the threshold
voltage of the n-channel devices by reducing the p-well doping concentration at the semicon-
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(a) HV06 p-type MIS capacitor.
(b) CR25 p-type MIS capacitor.
(c) CR27 p-type MIS capacitor.
Figure 4.29: Forward and reverse sweep C-V characteristics taken at a temperature of 498 K and a frequency
of 1 MHz to show the C-V hysteresis and the presence of mobile and oxide trapped charge in the gate dielectric
of p-type MIS capacitors.
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(a) HV06 p-type MIS capacitor.
(b) CR25 p-type MIS capacitor.
(c) CR27 p-type MIS capacitor.
Figure 4.30: Current density (J) against electric field (Ei) for the 3 dielectrics (HV06, CR25, CR27) on p-type
4H-SiC for a range of temperatures (298 K, 348 K and 398 K).
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Figure 4.31: Current density (J) against electric field (Ei) for the 3 dielectrics samples (HV06, CR25, CR27)
measured in accumulation at 298 K.
ductor surface [1]. NVT0 was implanted with 1.7× 1012 cm−2, NVT1 with a 2.4× 1012 cm−2
and NVT2 with a 3.0× 1012 cm−2 dose of nitrogen.
Low frequency capacitance density-voltage measurements were performed at 298 K and
1 Hz using a Keithley 4200 SCS Parameter Analyser on each of the p-type MIS samples,
NVT0, NVT1 and NVT2, as shown in Figure 4.33. The extracted device characteristics for
each of the samples is summarised in Table 4.5. As shown in Table 4.5, the extracted acceptor
doping concentration (NA) for each of the samples decreases due to the increasing dose of
nitrogen and all of the samples exhibit comparable oxide capacitances and equivalent oxide
thicknesses. NVT2 has the highest flatband voltage followed by NVT1 and then NVT0.
Sample Measured
VFB [V]
Theoretical
VFB [V]
Ci
[nF.cm−2]
ti [nm] NA [cm−3]
NVT0 -11.2 ±0.89 1.48 78.1 ±6.25 44.19 ±3.54 9.28×1016 ±
9.28× 1015
NVT1 -12.5 ±1.00 1.46 77.2 ±6.18 44.72 ±3.58 7.72×1016 ±
7.72× 1015
NVT2 -16.0 ±1.28 1.45 74.4 ±5.95 46.41 ±3.71 7.44×1016 ±
7.44× 1015
Table 4.5: Extracted parameters of the p-type CR27 NVT0, NVT1 and NVT2 MIS capacitor samples measured
at room temperature.
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Figure 4.32: Trap assisted tunnelling plot schematic of the HV06 and CR27 p-type MIS capacitors at 298 K.
The large shift between the flatband voltage of each of the devices suggests that the
charge within the oxide has been affected by the threshold voltage implantation process as the
variation in doping concentration alone could not be responsible for such a large shift. If the
charges within the oxide were constant for all 3 dielectrics the flatband voltage change would
be due to the variation in the metal-semiconductor work function (φms), which is a product of
the metal workfunction, the electron infinity, the band gap energy and the built-in potential of
the MIS structure as outlined in Equation 4.46 and Equation 4.47. As all 3 samples have the
same polysilicon gate, the metal work function should be constant for all samples, as should
the band gap energy and the electron affinity as they are all formed on the same 4H-SiC p-
type material. The only variation should be in φB, which is linked to the doping concentration
in the SiC. Table 4.5 shows the extracted doping concentration for each of the samples. If this
was the only factor that contributed to the variation in flatband voltage the flatband voltage
would only vary by 0.005 V between NVT0 and NVT1 and by 0.0001 V between NVT1 and
NVT2 as calculated using the measured doping concentrations and Equation 4.46. Also as
Ci has been extracted for each of the devices in Table 4.5 the combined charge within the
oxide (Qf , Qm and Qot) of each sample can be calculated using Equation 4.46. However,
it is important to note that charge extracted from low frequency C-V and high frequency
C-V data is not comparable and, therefore, the results extracted from the low frequency C-
V data in this section cannot only be used as a comparator against each other and not as a
comparison of the high frequency C-V data in the proceeding sections of this thesis. A charge
of 7.12× 1012 cm−2, 8.05× 1012 cm−2 and 1.04× 1013 cm−2 is extracted for NVT0, NVT1
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Figure 4.33: Capacitance density-Voltage characteristics of p-type CR27 MIS capacitors with an NVT0, NVT1
and NVT2 threshold voltage adjust implantation measured at 298 K and 1 Hz.
and NVT2. The slight decrease in Ci and increase in the equivalent oxide thickness (ti) with
increasing nitrogen implant dose as shown by the data in Table 4.5 also supports the idea
that the nitrogen implant has acted to alter the dielectric. This is is supported by a study in
which Daas et al. observed that there was a strong correlation between the nitrogen doping
concentration in 4H-SiC and the oxide growth, as higher doping concentrations displayed
higher growth rates [194]. This was reported to be due to an increase in the linear rate
constant as a consequence of defects from doping-induced lattice mismatch, which are more
reactive than bulk crystal regions [194].
Low frequency capacitance density-voltagemeasurements were also performed for each
of the samples across a varying temperature range from 298 K to 498 K with increments of
50 K at 1 Hz. The results are shown in Figure 4.34, 4.35 and 4.36 for NVT0, NVT1 and
NVT2, respectively. As shown, in Figure 4.37 all of the devices exhibit a decrease in flatband
voltage with temperature, which is due to a contribution of the reduction in band gap energy,
an increase in intrinsic carrier concentration as discussed in subsection 4.7.1 and a variation
in the charge at the interface and in the oxide across the measured temperture range.
The data in Figure 4.38 show the extracted acceptor doping concentration for each of the
samples across the temperature range. All show a very slight decrease in NA with increasing
temperature. This could be due to the increase ionisation of the implanted nitrogen dopants
with temperature.
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Figure 4.34: Capacitance density-Voltage characteristics of a p-type CR27 MIS capacitors with an NVT0
threshold voltage adjust implantation measured from 298 K to 498 K and 1 Hz.
Figure 4.39 shows Dit as a position within the band gap for each of the samples as ex-
tracted from the low frequency C-V characteristics using Equation 4.36. As shown all 3 sam-
ples show a comparable Dit profile and all exhibit an interface trap density of approximately
2× 1012 cm−2.eV−1. This suggests that although the implant acts to alter the charge within
the oxide it does not significantly alter Dit that is present as the semiconductor-dielectric
interface.
4.9 Summary
This chapter has focussed on the characterisation of the MIS system that is under investigation
in this thesis including the analysis of the varying dielectric samples (HV06, CR25 and CR27)
on both n and p-type 4H-SiC at varying temperatures and the analysis of the effects of the
threshold voltage adjust ion implantation process on p-type MIS capacitor structures.
In this investigation it has been demonstrated that the 3 dielectrics exhibit very similar
properties on both n and p-type 4H-SiC. The CR25 MIS samples on both n and p-type 4H-
SiC showed a very large variation of interface trap density with temperature and both showed
an increase in Dit at the conduction and valence band edge, respectively with increasing tem-
perature. This suggests that the traps have a temperature dependence and become electrically
active at elevated temperatures. However, there was a large variation in the conduction mech-
101
Chapter 4. Impact of dielectric formation and processing on the operation of 4H-SiC MIS structures
Figure 4.35: Capacitance density-Voltage characteristics of a p-type CR27 MIS capacitors with an NVT1
threshold voltage adjust implantation measured from 298 K to 498K˙ and 1 Hz.
anisms, which were observed for n and p-type CR25 dielectric MIS samples. The n-type
sample exhibited a trap assisted tunnelling conduction mechanism, whereas, the equivalent
p-type sample demonstrated an extremely low leakage current and showed no electric field
or temperature dependence.
CR25 has the highest mobile and oxide trapped charges out of the 3 dielectrics on both
n and p-type 4H-SiC, which suggests that the dielectric processing technique produces the
lowest quality dielectric. This could also be a product of the deposited oxide and the removal
of the original thermally grown SiO2 layer as outlined in Table 4.1.
HV06 has a very low equivalent oxide thickness in both the n-type and p-type sample,
which could be due to a modification of the relative permittivity of the dielectric (εr) or due
to a reduction in the physical oxide thickness due to the post oxidation anneal treatments that
were carried out on this sample as described in Table 4.1.
The investigation into the impact of the threshold voltage adjust implantation on the
MIS capacitor characteristics identified that a slight decrease in NA with temperature was
witnessed for all of the samples, NVT0, NVT1 and NVT2. This could be due to an increased
ionisation of the implanted nitrogen dopants with temperature. It was observed that a higher
implant dose leads to a a large shift in VFB, therefore, suggesting the nitrogen implant acts
to modify the oxide charge of each of the samples (Qm+QF+Qot). However, the variation in
implant dose has no impact on Dit as all 3 samples showed equal Dit for ETH-EV values of
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Figure 4.36: Capacitance density-Voltage characteristics of a p-type CR27 MIS capacitors with an NVT2
threshold voltage adjust implantation measured from 298 K to 498 K and 1 Hz.
0.2 to 1.6 eV.
As a solution for a complementary process for both n-type and p-type 4H-SiC MIS tech-
nology the most viable process technique of those examined is CR27. CR27 on both n-type
and p-type 4H-SiC showed extremely promising characteristics with acceptable equivalent
oxide thicknesses and oxide capacitances that were representative of SiO2, the sample had
the lowest oxide charge for the n-type MIS capacitor and the second lowest oxide charge
for the p-type MIS sample. This supports the theory that a thin thermally grown oxide layer
at the semiconductor-dielectric interface is beneficial for an enhanced interface and reduced
gate leakage in a 4H-SiC MIS structure [195]. All 3 dielectrics showed comparable Dit values
at room temperature, however, CR27 showed the largest decrease of Dit with temperature out
of the 3 samples on both n-type and p-type 4H-SiC, which would make it the most suitable
dielectric for high temperature applications.
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Figure 4.37: Flatband voltage as a function of temperature for NVT0, NVT1 and NVT2 p-type MIS capacitors.
Figure 4.38: Acceptor doping concentration as a function of temperature for NVT0, NVT1 and NVT2 p-type
MIS capacitors.
104
Chapter 4. Impact of dielectric formation and processing on the operation of 4H-SiC MIS structures
Figure 4.39: Interface trap density as a function of energy at 298 K for NVT0, NVT1 and NVT2 p-type MIS
capacitors.
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Chapter 5
Impact of dielectric formation and processing
techniques on the operation of 4H-SiC MOSFETs
5.1 Introduction
The main objective of this study is to aid in the advancement and commercialisation of a
CMOS process to enable the production of signal level 4H-SiC MOSFETs for high tempera-
ture digital and analogue applications. Therefore, the focus of this chapter is on the electrical
characterisation and performance of the 4H-SiC n and p-channel MOSFETs that have un-
dergone different dielectric process treatments (sample HV06, CR25 and CR27) which have
previously been discussed in Chapter 4; with the aim to establish which technique provides
the best characteristics for a complementary CMOS process.
5.2 Overview of the theoretical MOSFET
As discussed in section 2.2 the metal-oxide-semiconductor field-effect-transistor (MOSFET)
is one if the most important devices for integrated circuits in microprocessors and semi-
conductor memories, as well as being a very important power device [1]. Due to this it is
becoming increasingly important to understand and advance the characteristics of 4H-SiC
MOSFETs for both power device applications and signal level devices.
MOSFETs have several attractive features, which make them ideal for use in analogue
switching, high-input-impedance amplifiers, microwave amplifiers and digital integrated cir-
cuits. The features include [1]:
• Higher input impedance than bipolar transistors, which allows the input impedance to
be more readily matched to the standard microwave system.
• Negative temperature co-efficient at high current levels - more uniform temperature dis-
tribution over the device area and prevents the FET from thermal runaway or second
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breakdown that can occur in the bipolar transistors.
• The device is thermally stable, even when the active area is large or when many devices
are connected in parallel.
• FETs do not suffer from minority carrier storage as there is no forward-biased pn junc-
tion and consequently have higher large-signal switching speeds.
The MOSFET is usually referred to as a majority carrier or unipolar device because the
current in a MOSFET is predominantly transported by carriers of one polarity. As shown in
Figure 5.1 a MOSFET is a four-terminal device made up of a source, drain, gate and substrate
or body. Figure 5.1 shows an n-channel MOSFET, which is made up a p-type substrate into
which two n+ regions are formed, the source and drain and a gate electrode which is usually
made of doped polysilicon or metal and is separated from the substrate by a thin insulating
film known as the gate dielectric.
Figure 5.1: Schematic diagram of a basic n-channel MOSFET device structure.
The MOSFET behaviour is very similar to that of the MOS capacitor which was dis-
cussed in chapter 4. When a low voltage is applied to the gate electrode that is insufficient
to form an inversion layer at the surface, there is no conduction in the channel, which cor-
responds to two p-n junctions situated back to back. This results in a high resistance and
electrical isolation between the source and drain contacts. If a sufficiently large bias is ap-
plied to the gate electrode a surface inversion layer will be formed between the source and
drain, which will form a conductive channel through which a current can flow. The conduc-
tance of the channel can be modulated by varying the voltage applied to the gate electrode.
Conduction in n-channel devices is based on the flow of electrons and the channel be-
comes more conductive with increasing positive bias on the gate whilst p-channel devices are
controlled by hole conduction and are more conductive with a more negative gate bias. En-
hancement mode (or normally-off) devices have a low transconductance at zero gate bias and
require an applied gate voltage to form a conductive channel. Their counterpart, depletion
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mode (or normally-on) devices, are conductive when a zero bias is applied to the gate of the
device and a gate voltage must be applied to turn the channel off. Devices can either have
a surface inversion channel or a buried channel. Buried channel devices are based on bulk
conduction and are, therefore, free of surface effects such as scattering and surface defects
resulting in better carrier mobility. The physical distance between the gate and the channel is
larger and also dependent on gate bias leading to lower and variable transconductance.
In a long channel MOSFET, at low drain voltage and for a given gate voltage, the drain
current is given by [1] [196] ,
IDS =
W
L
qµinv|Qinv|VDS (5.1)
where W and L are the gate width and length, q is the electron charge, µinv is the average
mobility of the carriers in the inversion layer, VDS is the drain voltage and Qinv is the average
charge in the inversion layer.
The field effect mobility (µFE) is defined as [1] [196],
µFE =
L
WCiVDS
(
δIDS
δVGS
)
(5.2)
where Ci is the insulator capacitance per unit area and VGS is the gate voltage. In 4H-SiC
MOSFETs the values of the field effect mobility extracted form the VGS-IDS characteristics
will not correspond to the true inversion mobility due to the large density of interface charge.
A knowledge of Qinv as a function of VGS , which can be extracted from the measured VGS-
IDS characteristics, can allow the immobile interface charge to be calculated, which includes
contributions from both Qf and Qit. A change in gate voltage (δVGS) results in a change
in Qit and a change in δQinv in the inversion layer as the surface Fermi level moves away
from the intrinsic level towards the conduction band edge [196]. This can be summarised in
Equation 5.3.
δVGS = − q
Ci
(δQit + δQinv) (5.3)
By combining Equation 5.1 and 5.3, an expression that relates the experimental field
effect mobility and the inversion carrier mobility is derived as described in [197]:
µFE = µinv
[
1 + Qinv
µinv
dµinv
dQinv
]
1 + dQit
dQinv
(5.4)
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The expression in square brackets accounts for the carrier mobility with gate voltage.
5.2.1 Carrier mobility and scattering mechanisms in 4H-SiC
The conductivity (σ) of a semiconductor can be varied by the introduction of n or p-type
dopants and can be represented by the expression,
σ = qnµ (5.5)
where µ is the carrier mobility, q is the charge of an electron and n is the number of
carriers in the material. The carrier mobility is principally how quickly an electron or hole
can move through a semiconductor under the influence of an applied electric field and is
affected by the frequency of collisions with lattice defects and impurities. The probability of
scattering is inversely proportional to the carrier mean free time and the mobility. A carrier
moving through a semiconductor crystal can be scattered by a vibration of the lattice, which
increases for high temperatures when the thermal agitation of the lattice becomes higher.
Scattering can also be due to lattice defects (e.g. ionised impurities) and is prominent at low
temperatures since atoms are less thermally agitated and the thermal motion of the carriers is
also slower. Higher scattering arises because a slow moving carrier is likely to be scattered
more significantly by an interaction with a charged ion than a carrier with a larger velocity.
If the carrier mobility in a material is reduced the conductivity of the material will reduce
and hence the resistivity will increase and channel current will reduce. As it is widely known
that 4H-SiC MOSFETs exhibit low channel mobility and hence low current it is of great
importance to analyse the mechanisms that are contributing to the reduced channel mobility.
As previously reported [142] [198] [197] , the total inversion carrier mobility in 4H-SiC
MOSFETs can be described by the sum of four mobility terms using Matthiessen’s Rule
which is often incorporated in simulation tools as the Lombardi mobility model [168][199],
µinv =
[
1
µB
+
1
µAC
+
1
µSR
+
1
µC
]−1
, (5.6)
where µB is the bulk mobility, µAC is the acoustic phonon mobility, µSR is the surface
roughness mobility and µC is the Coulomb mobility of the MOSFET.
As previously stated, the measured field effect mobility will not correspond to the true
inversion mobility due to the presence of interface trapped charges. However, in this thesis as
the main area of interest is on the experimental device characteristics the modelled mobility
mechanisms will be equated to the field effect mobility using Equation 5.7. Therefore, all of
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the modelled mechanisms (µAC, µSR and µC) will be lower than the true value of each that
would combine to from the true inversion mobility.
µFE ∝
[
1
µB
+
1
µAC
+
1
µSR
+
1
µC
]−1
(5.7)
At low electric fields, the carrier mobility in a semiconductor is a function of the tempera-
ture and the total doping concentration, which is referred to as the bulk or low-field mobility,
µB. To represent this phenomena an empirical model was developed by Caughey-Thomas
which is shown in Equation 5.8 [200][201].
µB =
µmax
(
300
T
)α − µmin
1 +
(
D
Nref
)β + µmin (5.8)
where Nref , µmin, µmax, α and β are fitting parameters, T is temperature and D is the
total doping concentration.
The second term in the Equation 5.7 is the the carrier mobility due to scattering involving
acoustic phonons, µAC. Both surface phonon and bulk phonon scattering have been modelled
previously [142] [202] [203]. Each show a temperature dependence and both surface and bulk
phonon scattering increases with an increase in temperature. Previous research has indicated
that phonon scattering has a strong effect on surface mobility in SiC MOSFETs at high gate
biases and high temperatures [204] and Potbhare et al. showed that surface phonon mobility
does not play an important role at temperatures below 200oC [186]. Phonon scattering is
calculated using Equation 5.9.
µAC =
B
E
+
CNα1A
TE
1
3
(5.9)
where B and C are fitting parameters, E is the electric field perpendicular to the MOS-
FET channel, NA is the total doping concentration, T is temperature, and α1 is a factor that
indicates the dependency of the mobility term µAC on the impurity concentration.
Surface roughness scattering is due to the scattering of mobile carriers by imperfec-
tions in the SiC surface and is known to cause severe degradation of the surface mobility
at high electric fields [200] [205][206]. Surface roughness scattering is calculated using
Equation 5.10.
µSR =
D1
Eγ1
(5.10)
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where E is the perpendicular electric field, D1 and γ1 are fitting parameters.
Coulomb scattering is a result of carrier interactions with ionized impurities, which
are most commonly a product of interface traps at the semiconductor-dielectric interface.
Coulomb scattering is believed to dominate carrier mobility at low electric fields and is cal-
culated using Equation 5.11 [198].
µC = NT
α2 (Qinv)
β2
Qtrap
(5.11)
where Qinv is the inversion charge per unit area, β2 is a fitting parameter, Qtrap is the
trapped charge per unit area and T is the temperature. In this investigation as Qtrap and
β2 was unknown a simplified formula was derived that has the same functional form but
could be fitted to the measure MOSFET field effect mobility characteristics, which is given
in Equation 5.12.
µC = (E − λ)Φ (5.12)
where E is the perpendicular electric field, λ is the onset of mobility, i.e. the point
at which the mobility begins to increase, which can be extracted directly from measured
characteristics and Φ is the gradient of the increasing mobility.
Figure 5.2 shows a schematic plot of the contributions of the 3 scattering mechanisms
that have been discussed (µAC, µSR and µC). In 4H-SiC the bulk mobility term (µB) is far
higher than the other 3 contributing mechanisms so has a negligible impact on the field effect
mobility characteristics of the devices. As this is the case, µB is omitted from Figure 5.2 and
the analysis performed in the remainder of this chapter. As shown in Figure 5.2, Coulomb
scattering is most prominent under low electric fields. Surface roughness scattering domi-
nates the mobility characteristics under high applied electric fields as carriers are strongly
attracted to the semiconductor surface under high applied biases and therefore have more
interactions with the surface.
5.3 Current status of the technology
The current status of 4H-SiC MOSFET technology was outlined in chapter 2. As discussed
there has been many recent advancements, however, the technology is still plagued by low
channel mobility and oxide reliability issues due to issues with the 4H-SiC/dielectric inter-
face, which is believed to be due to an unoptimised dielectric formation and post oxidation
anneal procedure. There has been significant research into the effects of varying post ox-
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Figure 5.2: Theoretical representation of the mobility scattering mechanisms relating to carrier transport in a
MOSFET channel.
idation anneal treatments including the use of hydrogen, oxygen, nitrogen and phosphorus
anneal environments, which have previously been used to passivate interface traps in silicon
technology. This has led to advances in the capabilities of the technology and MOSFET
field effect mobilities of over 100 cm2.V−1s−1 at 298 K have recently been reported in n-
channel MOSFETs formed in Al implanted regions after performing a post deposition anneal
in POCl3 [143].
5.4 Fabrication techniques and process variation
As described in Chapter 4, in this investigation 3 gate dielectrics on both n and p-type 4H-SiC
that have undergone differing process treatments were examined using electrical character-
isation of MOSFET structures. The devices studied here were produced using an identical
process, except for a distinctive variation in gate dielectric treatments used in their fabrica-
tion. The main aim of this investigation is to highlight the benefits and potential issues of
each processing technique on the electrical performance of the devices under test.
The 3 distinct samples are known as HV06, CR25 and CR27. Sample HV06 has a ther-
mally grown, annealed oxide, Sample CR25 has a deposited, annealed oxide, which was
preceded by a thick, thermally grown sacrificial oxide, while sample CR27 has a thin thermal
oxide left in situ under a deposited, annealed oxide. A detailed description of the dielectric
growth and post oxidation treatments is given for each of the samples in Table 4.1 in Chapter
4.
The CMOS test structures analysed within this thesis were fabricated on a 100 mm, Si
face, 4o off axis, 4H SiC n+ wafer with a doped epitaxial layer. N and p-type regions and the
source and drain regions were formed by ion implantation. The implants were annealed with
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Figure 5.3: Cross-section of CMOS on 4H-SiC.
the surface protected by a carbon cap. A thick field oxide and a thin gate dielectric region
were then formed and doped polysilicon gate electrodes. Nickel based contacts were then
formed on the doped regions and a refractory metal interconnect was deposited and patterned.
Next a thin nickel top layer was applied to protect the pads from oxidation during probe
testing at elevated temperatures. Finally an oxide layer was deposited for final passivation
and scratch protection and openings were made for bond pads. A schematic of the device
cross-section is shown in Figure 5.3
5.5 Temperature dependent electrical characteristics of 4H-SiC MOS-
FETs
In the following sections the current-voltage characteristics are extracted and explored for
the 3 different dielectric samples (HV06, CR25 and CR27) on both n-channel and p-channel
4H-SiC MOSFETs that were fabricated monolithically with the capacitor structures that were
analysed in chapter 4. This will involve the extraction of the field effect mobility (µFE), sub-
threshold slope (SS) and threshold voltage (VTH) from the measured VG-ID characteristics
across a temperature range from 298 K to 498 K with 50 K increments in order to understand
the effect of the dielectric processing treatment on the MOSFET characteristics. The ex-
tracted field effect mobility for each of the samples is also fitted to the theoretical model for
mobility using Equation 5.6 in order to predict the mobility limiting mechanisms for each of
the MOSFETs and the impact of temperature on the mobility limiting mechanisms involved.
All of the electrical characteristics discussed in this chapter were extracted using a Keithley
4200 SCS Parameter Analyser.
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5.5.1 Temperature dependent electrical characteristics of n-channel 4H-SiC MOS-
FETs
The data in Figure 5.4, 5.5 and 5.6 show the VGS-IDS characteristics for a 400× 1.5µm n-
channel MOSFET for sample HV06, CR25 and CR27, respectively, measured from 298 K to
498 K. The drain bias in each of the measurements was 500 mV. Each of the samples show a
similar trend and there is an increase in drain current, a reduction in threshold voltage and a
change in the subthreshold slope with increasing temperature. The data for HV06 in Figure
5.4b show a much higher off-state leakage current, with subthreshold drain currents consis-
tently around 0.1 nA, whereas CR25 (Figure 5.5b) and CR27 (Figure 5.6b) show reverse
leakage current of approximately 1 pA. The offstate conduction could be due to counter dop-
ing in the channel region, which could be a product of the threshold adjust implant [207]. This
counter doping could have also been increased as an unwanted effect during the 1200 oC to
the N2O post oxidation anneal that was performed on the dielectric as described in Table 4.1.
(a) (b)
Figure 5.4: VG-ID characteristics of a 400× 1.5µm HV06 n-channel MOSFET from 298 K to 498 K.
(a) (b)
Figure 5.5: VG-ID characteristics of a 400× 1.5µm CR25 n-channel MOSFET from 298 K to 498 K.
The increase in current with temperature observed in Figures 5.4a, 5.5a and 5.6a for the
3 samples is due to the decrease of occupied interface traps with an increase in temperature,
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(a) (b)
Figure 5.6: VG-ID characteristics of a 400× 1.5µm CR27 n-channel MOSFET from 298 K to 498 K.
which is an agreement with data analysed in subsection 4.7.1. As the density of interface traps
decreases with increasing temperature, at a given gate voltage, more carriers are available for
conduction in the channel. This finding also supports previous work conducted in the field
[186].
Figure 5.7: Threshold voltage (VTH) against temperature for 400× 1.5µm HV06, CR25 and CR27 n-
channelMOSFETs.
The reduction in threshold voltage with temperature is also shown for each of the tran-
sistors across the temperature range in Figure 5.7. Threshold voltage can be calculated using
Equation 5.13 [1].
115
Chapter 5. Impact of dielectric formation and processing techniques on the operation of 4H-SiC MOSFETs
VTH = VFB + 2φB +
√
2ε0εsqNA2φB
Ci
(5.13)
The VTH shift with temperature is due to the reduction in the surface band bending re-
quired for inversion, which is due to the increase in thermal energy (kT/q), the increase in
intrinsic carrier concentration, the increase in the effective density of states in the conduction
and valence bands and the decrease in band gap energy with an increase in temperature as
described in subsection 4.7.1. However, a change at the interface and within the depletion
layer can also act to modify the gate voltage as VFB is dependent on the oxide charges, as
shown by Equation 4.46.
Figure 5.8: Subthreshold slope (SS) against temperature for 400× 1.5µm HV06, CR25 and CR27 n-type
MOSFETs.
Figure 5.8 shows the subthreshold slope (SS) against temperature for each of the sam-
ples. As shown by the data, both HV06 and CR27 show either a constant SS with T or an
increase in SS with temperature, whereas CR25 shows a decrease in SS. An increase in the
subthreshold slope with temperature is expected as SS is proportional to kT/q. The decrease
of SS with temperature that is witnessed for CR25 suggests that there is a change in the in-
terface trapped charge at the semiconductor dielectric interface as subthreshold slope is also
dependent on the interface trap capacitance (Cit) as outlined in Equation 5.14, where CD is
equal to the depletion capacitance of the semiconductor [1]. However, the increase in mo-
bility with temperature that is exhibited by the devices and the variation in the type of oxide
used is inconsistent with the witnessed SS - temperature response.
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SS = ln(10)
(
kT
q
)(
Ci + CD + Cit
Ci
)
(5.14)
Figure 5.9: Interface trap density against temperature for 400× 1.5µm HV06, CR25 and CR27 n-type MOS-
FETs as extracted from the subthreshold slope.
(a) (b)
Figure 5.10: (a)µFE-E and (b) µCoulomb-E characteristics of a 400× 1.5µm HV06 n-channel MOSFET from
298 K to 498 K.
This is also in agreement with the change in interface trap density with temperature that
was witnessed within both the CR25 n-type and p-type MIS capacitors that were analysed
in section 4.7. This is most likely due to the change in Dit with temperature, which was
observed at both the conduction band and valence band edges in the semiconductor for both
the n-type and p-type CR25 MIS capacitors, respectively. The data in Figure 5.9 show a plot
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(a) (b)
Figure 5.11: (a)µFE-E and (b) µCoulomb-E characteristics of a 400× 1.5µm CR25 n-channel MOSFET from
298 K to 498 K.
(a) (b)
Figure 5.12: (a)µFE-E and (b) µCoulomb-E characteristics of a 400× 1.5µm CR27 n-channel MOSFET from
298 K to 498 K.
of Dit vs T as extracted from the subthreshold slope of each of the MOSFET devices using
Equation 5.14. As shown, CR25 shows the greatest change with temperature and decreases
from 3× 1012 to 1.5× 1012 cm−2.eV−1 between 298 and 498 K.
The data in Figure 5.10, 5.11 and 5.12 show the µFE-E and the µCoulomb-E characteris-
tics for a 400× 1.5µm n-channel MOSFET measured between 298 K and 498 K taken from
samples HV06, CR25 and CR27, respectively. The field effect mobility was extracted from
the VGS − IDS data sets in Figure 5.4, 5.5 and 5.6 using Equation 5.2. All exhibit a similar
trend and show an increase in field effect mobility with increasing temperature. The data in
Figure 5.12 for CR27 show the highest field effect mobility across the temperature range out
of the 3 samples as supported by the data in Figure 5.16, which show the peak field effect
mobility of each device against temperature.
Figures 5.10b, 5.11b and 5.12b show the extracted Coulomb mobility values that were
fitted to the measured characteristics using Equation 5.11. As shown by the data, all of the
devices show an increase in Coulomb mobility with increasing temperature, which suggests
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that the effect of Coulomb scattering reduces with an increase in temperature.
Figure 5.13: Surface roughness mobility (µSR) against electric field (E) for 400× 1.5µm HV06, CR25 and
CR27 n-channel MOSFETs at 298 K.
At high electric fields the extracted values of µFE for each of the devices is limited by
surface roughness scattering as shown by the data in Figure 5.14, which shows the values of
µSR fitted to each of the extracted MOSFET µFE characteristics between 298 K and 498 K.
The data show that the experimental µSR has the same functional form as Equation 5.10
[208]. The data in Figure 5.13 show the extracted µSR as a function of electric field for
each of the samples at 298 K. This clearly identifies that the observed surface roughness
mobility, varies dependent on the dielectric under investigation. HV06 and CR27 show the
lowest surface roughness mobility, which suggests that surface roughness scattering is higher
within those devices. CR25 shows the highest surface roughness mobility, which suggests
that the process techniques used in the fabrication of this sample produce the highest quality
dielectric-semiconductor interface out of the 3 samples investigated.
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(a)
(b)
(c)
Figure 5.14: µSR-E characteristics of a 400× 1.5µm (a )HV06, (b) CR25 and (c) CR27 n-channel MOSFET
from 298 K to 498 K.
The data in Figure 5.15 show the theoretical acoustic phonon mobility (µAC) data that
was fitted to each of the samples using Equation 5.9. The set of fitting parameters for µAC
are B, C and α1. The same values for the fitting parameters were used for all 3 dielectric
samples on both n-channel and p-channel devices and were equal to the values that have
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been reported and used previously in the literature [200][208]. B is 1.0× 106 cm.s−1, C
is 3.23× 106 K.cm.s−1 and α1 is 0.0284. As shown, in Figure 5.15 the modelled acoustic
phonon mobility is consistently above 100 cm2.V−1.s−1 across the scanned electric field and
temperature range. As this is significantly higher than both µSR and µCoulomb it has a very
small effect on the total field effect mobility in each of the devices. The characteristics are
dominated at low and high electric fields by Coulomb and surface roughness scattering as
shown by the data in Figures 5.10b, 5.11b, 5.12b and 5.14.
Figure 5.15: µAC-E characteristics of a 400× 1.5 µm HV06 n-channel MOSFET from 298 K to 498 K.
The main limiting factor that is witnessed across all of the samples is that of severely low
surface roughness mobility, which acts to dominate the device mobility characteristics from
electric fields above 1 MV.cm−1. The surface roughness mobility shown by all 3 dielectrics
is up to an order of magnitude lower than other 4H-SiC MOSFETs that have previously been
reported which showed field effect mobility of consistently over 20 cm2.V−1.s−1 at high elec-
tric fields [153, 154, 200, 209, 210]. The behaviour of mobility with temperature could also
be related to the Schottky barriers in the metal contacts that were discussed in Chapter 3,
therefore, further investigations to establish the contribution of the contact behaviour to the
MOSFET mobility behaviour would be very useful to help improve the mobility characteris-
tics.
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Figure 5.16: Peak field effect mobility (µFE) against temperature for 400× 1.5µm HV06, CR25 and CR27
n-channel MOSFETs.
5.5.2 Temperature dependent electrical characteristics of p-channel 4H-SiC MOS-
FETs
The data in Figure 5.17, 5.18 and 5.19 show the VGS-IDS and the VGS-log(IDS) characteris-
tics for a 1600× 1.5 µm HV06 p-channel MOSFET and a 8000× 1.5µm CR25 and CR27
p-channel MOSFET, respectively, measured from 298 K to 498 K. The drain bias in each of
the measurements was 500 mV. The discontinuities in Figure 5.17 and 5.19 are due to instru-
mentation error caused by the re-ranging of the current measurments on the Keithley 4200
SCS Parameter Analyser. The discontinuities do not affect the subsequent analysis in this
chapter. As shown by the data, each of the samples exhibits a similar trend and there is an
increase in drain current with increasing temperature, a change in threshold voltage and a
change in the subthreshold slope across the measured temperature range. All samples exhibit
a very low reverse leakage current of below 1 pA as shown in Figure 5.17b, 5.18b and 5.19b.
The change in threshold voltage with temperature is also shown for each of the transis-
tors across the temperature range in Figure 5.20. Threshold voltage can be calculated using
Equation 5.13 [1]. As with the n-channel devices CR27 shows a reduction in VTH with tem-
perature due to the reduction in the surface band bending required for inversion, which is due
to the increase in intrinsic carrier concentration and the decrease in band gap energy with in-
creasing temperature as described in subsection 4.7.1. HV06 and CR25 show a very minimal
change in VTH with an increase in temperature, however, CR25 may exhibit an increase in
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(a) (b)
Figure 5.17: VG-ID characteristics of a 1600× 1.5µm HV06 p-channel MOSFET from 298 K to 498 K.
(a) (b)
Figure 5.18: VG-ID characteristics of a 8000× 1.5µm CR25 p-channel MOSFET from 298 K to 498 K.
(a) (b)
Figure 5.19: VG-ID characteristics of a 8000× 1.5µm CR27 p-channel MOSFET from 298 K to 498 K.
VTH with temperature. This could be due to a change in the interfacial charge or a change
in the charge in the depletion layer, which can also act to modify the gate voltage as VFB is
dependent on the oxide charges as shown in Equation 4.46. This is likely to be due to the in-
crease in Dit with temperature that was witnessed for the equivalent MOS capacitor structure
in subsection 4.7.1 and the effects of mobile oxide charge present within the dielectric.
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Figure 5.20: Threshold voltage (VTH) against temperature for a 1600×1.5µm HV06, and a 8000×1.5µm
CR25 and CR27 p-channel MOSFET.
The increase in current with temperature that is witnessed in Figures 5.17a, 5.18a and
5.19a for the 3 samples is due to the decrease of occupied interface traps with an increase in
temperature, which is an agreement with the findings in subsection 4.7.1. As the density of
interface traps decreases with increasing temperature, at a given gate voltage, more carriers
are available for conduction in the MOSFET channel. This finding is in agreement with
results published in the literature [186].
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Figure 5.21: Subthreshold slope (SS) against temperature for a 1600×1.5µm HV06, and a 8000×1.5µm CR25
and CR27 p-channel MOSFET.
The data in Figure 5.21 show the variation in subthreshold slope (SS) with temperature
for each of the samples. As shown, all 3 samples show an increase in SS with temperature.
An increase in SS with temperature is expected as SS is proportional to kT/q. The variation in
SS with temperature is also influenced by the interface trapped charge at the semiconductor
dielectric interface as SS is also dependent on the interface trap capacitance (Cit) as outlined
in Equation 5.14. This is in agreement with the trend witnessed for the equivalent n-channel
MOSFET samples with the exception of sample CR25. The n-channel equivalent sample for
CR25 showed a decrease in with SS with temperature, whereas the p-channel device exhibits
an increase in SS for increasing temperature and the observed change is much smaller than
that of the n-channel device. This could be due to the different variation in Dit over the mea-
sured temperature range, which was extracted from the equivalent MIS capacitor structures
in section 4.7. However, as with the n-channel counterparts, the increase in mobility with
temperature that is exhibited by the devices and the variation in the type of oxide used is
inconsistent with the witnessed SS - temperature response.
The data in Figure 5.22, 5.23 and 5.24 show the µFE-E and the µCoulomb-E characteristics
for a 1600×1.5µm p-channel MOSFET on HV06 and a 8000×1.5µm p-channel MOSFET
on CR25 and CR27, respectively, measured from 298 K to 498 K. All exhibit an increase in
field effect mobility with increasing temperature. The data for CR27 in Figure 5.24 show the
highest field effect mobility across the temperature range out of the 3 samples.
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(a) (b)
Figure 5.22: (a)µFE-E and (b) µCoulomb-E characteristics of a 1600×1.5µm HV06 p-channel MOSFET from
298 K to 498 K.
(a) (b)
Figure 5.23: (a)µFE-E and (b) µCoulomb-E characteristics of a 8000×1.5µm CR25 p-channel MOSFET from
298 K to 498 K.
(a) (b)
Figure 5.24: (a)µFE-E and (b) µCoulomb-E characteristics of a 8000×1.5µm CR27 p-channel MOSFET from
298 K to 498 K.
The data in Figure 5.22, 5.23 and 5.24 show the µFE-E and the µCoulomb-E characteristics
for a 1600×1.5µm p-channel MOSFET on HV06 and a 8000×1.5µm p-channel MOSFET
on CR25 and CR27, measured from 298 K to 498 K. The field effect mobility was extracted
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from the VGS-IDS data sets shown in Figure 5.17, 5.18 and 5.19 using Equation 5.2. All
devices studied exhibit a similar trend and show an increase in field effect mobility with in-
creasing temperature. The data for CR27 shown in Figure 5.24 demonstrates the highest field
effect mobility across the temperature range out of the 3 samples as supported by Figure 5.25,
which shows the peak field effect mobility of each device against temperature.
Figure 5.25: Peak field effect mobility (µFE) against temperature for a 1600×1.5µm HV06, and a
8000×1.5µm CR25 and CR27 p-channel MOSFET.
The data in Figure 5.22b, 5.23b and 5.24b show the Coulomb mobility mechanism
that was fitted to the measured characteristics using Equation 5.11. As shown by the data in
the figures, all of the devices (HV06, CR25 and CR27) show an increase in mobility with
increasing temperature, which suggests that the effect of Coulomb scattering reduces with an
increase in temperature due to the reduction of interface trapping effects with increasing tem-
perature. The same phenomenon was also witnessed in the equivalent n-channel MOSFETs
in subsection 5.5.1, which suggest the dominant mobility mechanisms are consistent in both
the n and p-channel devices with the gate dielectrics.
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Figure 5.26: µSR-E characteristics of a 1600×1.5µm HV06, and a 8000×1.5µm CR25 and CR27 p-channel
MOSFET at 298 K.
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(a)
(b)
(c)
Figure 5.27: µSR-E characteristics of a 1600×1.5µm (a )HV06, and a 8000×1.5µm (b) CR25 and (c) CR27
p-channel MOSFET from 298 K to 498 K.
At high electric fields the µFE of each of the devices is limited by surface roughness
scattering as shown by the data in Figure 5.27, which show the µSR mobility fits to each
of the extracted MOSFET µFE characteristics between 298 K and 498 K.The data show that
the experimental µSR has the same functional form as Equation 5.10 [208]. The data in
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Figure 5.26 show the fitted µSR against electric field for each of the samples as 298 K. This
clearly identifies that the surface roughness mobility is different for each of the dielectrics
under investigation. HV06 shows the highest surface roughness mobility, which suggests
that surface roughness scattering is lower within the device and produces the highest quality
dielectric-semiconductor interface out of the 3 samples investigated. CR25 and CR27 show
similar surface roughness mobility across the measured electric field range, which suggests
that the process techniques used in the fabrication of those samples produce a very similar
interface. However, all of the devices show very low field effect mobility at high electric
fields, which is lower than recent reported field effect mobilities for 4H-SiC devices, which
are given in Table 2.7. This suggests that there is something within the shared fabrication
process of all of the samples that consistently acts to reduce the surface roughness mobility.
This could be due to the topography of the 4H-SiC epitaxial layer that was used for the
fabrication of the devices or could potentially be a contribution of surface damage due to the
ion implantation doping or the post-implantation anneal process that was used to form the n-
type regions that are employed across all of the p-channel devices. In order to establish if this
is the true cause an investigation of the surface morphology could be conducted using atomic
force microscopy techniques after the implantation and anneal process to measure the surface
roughness, which could then be correlated to the measured electrical characteristics of the
devices. Similar studies have previously been conducted on n-channel 4H-SiC MOSFETs
to establish the impact of the morphological and electrical properties of the SiO2/4H-SiC
interface on the mobility behaviour of 4H-SiC MOSFETs, which have showed that a higher
mobility can be found in rougher interfaces due to lower values of Dit associated to faceted
surface morphologies [211]. However, limited data is available to present if there is a strong
dependency between mobility and faceted surface morphologies. Further investigation on
the devices, which have been analysed within this thesis could provide useful insight into
this relationship. The behaviour of mobility with temperature could also be related to the
Schottky barriers in the metal contacts that were discussed in Chapter 3, therefore, further
investigations to establish the contribution of the contact behaviour to the MOSFET mobility
behaviour would be very useful to help improve the mobility characteristics.
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Figure 5.28: µAC-E characteristics of a 8000×1.5µm CR25 p-channel MOSFET from 298 K to 498 K.
The data in Figure 5.28 show the acoustic phonon mobility (µAC) mechanism that was
fitted to each of the samples using Equation 5.9. The set of fitting parameters for µAC are
B, C and α1. The same values for the fitting parameters were used for all 3 dielectric
samples on both n-channel and p-channel devices and were equal to the values that have
been reported and used previously in the literature [200][208]. B is 1.0×106 cm.s−1, C
is 3.23×106 K.cm.s−1 and α1 is 0.0284. As shown, in Figure 5.28 the modelled acoustic
phonon mobility is consistently above 150 cm2.V−1.s−1 across the entire scanned electric
field and temperature range. As this is significantly higher than both µSR and µCoulomb it has
a very small effect on the total field effect mobility in each of the devices. The characteristics
are consistently dominated at low and high electric fields by Coulomb and surface roughness
scattering as shown in Figure 5.22b, 5.23b, 5.24b and 5.27.
5.6 Impact of gate dielectric on the 1/f noise characteristics of 4H-SiC
MOSFETs
Low frequency noise (1/f noise) measurements are used to study impurities and defects in
semiconductor devices. The technique is useful to investigate device quality and reliability
issues as well as the examination of the density of interface states in MOS devices. While
1/f noise dominates the low frequency region (up to 100 kHz), it can be up converted into
a high frequency component affecting the phase noise characteristics of devices used for
RF applications [212] as well as degrading the signal to noise ratio in analogue circuitry.
Very few studies of the 1/f noise in 4H-SiC have been explored to date [213][214][215]. In
this thesis low frequency noise is used to investigate how the gate dielectric influences the
interface trap density and hence the characteristics of the 4H-SiC MOSFETs. The aim is to
determine the impact of the interface quality and resulting noise characteristics on the device
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performance.
Figure 5.29: Schematic diagram of low frequency noise measurement setup.
The low frequency noise measurements were conducted using a Stanford Research 760
FFT at 298 K and the current-voltage characteristics that were used to normalise the charac-
teristics were conducted on a Keithley 4200 SCS semiconductor analyser. A schematic of the
measurement setup is shown in Figure 5.29.
The normalised 1/f noise characteristics for each of the dielectrics on the n-channel MOS-
FETs are shown in Figure 5.30, 5.31 and 5.32 for HV06, CR25 and CR27, respectively, which
show a plot of the NNPSD at 10 Hz against VGS and IDS is shown for each of the devices.
All of the devices exhibit a similar characteristic and suggest that 1/f noise is higher during
weak inversion and reduces in the strong inversion regime. The observed trends for each of
the devices suggests that mobility fluctuations are the main contributor to the noise character-
istics. During weak inversion the IDS - NNPSD characteristics show a linear trend as shown
by the data in Figure 5.30, which suggests that carrier mobility fluctuations dominate the
noise spectra. Whereas, during strong inversion and increased current levels the dependency
exhibits a different trend. This suggests that during weak inversion the noise characteris-
tics are dominated by carrier mobility fluctuations as a consequence or charge trapping at
the interface due to Coulomb scattering as discussed in section 5.5, which can be described
by the McWhorter model [216]. During strong inversion the noise characteristics reduce
significantly due to the reduction in the effect of Coulomb scattering. The trends are also
consistent with those reported by Rumyantsev et al. who examined the low frequency noise
characteristics of n-channel 4H-SiC with varying annealing treatments in NO [215].
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Figure 5.30: NNPSD - VGS and IDS characteristics of a 400×1.5µm HV06 n-channel MOSFET at 298 K and
varying VGS .
Figure 5.31: NNPSD - VGS and IDS characteristics of a 400×1.5µm CR25 n-channel MOSFET at 298 K and
varying VGS .
Figure 5.32: NNPSD - VGS and IDS characteristics of a 400×1.5µm CR27 n-channel MOSFET at 298 K and
varying VGS .
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CR27 exhibits the lowest noise characteristics of the 3 samples, which suggests that
CR27 has the highest quality interface as there is a very low noise contribution from carrier
mobility fluctuations at the interface, which suggests that the oxide also has the lowest trap
density in the oxide out of the 3 dielectric samples. This is also in agreement with the findings
of the CR27 MIS capacitors that were discussed in section 4.6.
The frequency exponent (α) is the value extracted from the fitted line of 1
fα
and describes
how much the trend deviates from 1
f
. Figure 5.33 shows a plot of the frequency exponent α
against gate overdrive (VGS − VTH) for each of the n-channel MOSFETs, HV06, CR25 and
CR27, respectively. The frequency exponent (α) was extracted from each of the data sets in
Figure 5.30, 5.31 and 5.32 for HV06, CR25 and CR27, respectively. As shown all 3 devices
have consistently deviated from the common low frequency noise exponent (α = 1) and α
values of between 0.5 and 1 have been extracted across the measured voltage range. The
frequency exponent deviates from 1 if the trap density is not uniform in depth. As all of the
α values are <1 this suggests that the trap density is higher close to the SiO2/SiC interface
and reduces further into the oxide [217].
Figure 5.33: Frequency exponent (α) against gate overdrive (VGS-VTH) for the 400×1.5µm HV06, CR25 and
CR27 n-channel MOSFETs measured at 298 K.
The 1/f noise characteristics for each of the dielectrics on the p-channel MOSFETs are
shown in Figure 5.34, 5.35 and 5.36 for HV06, CR25 and CR27, respectively, which show
a plot of the normalised noise spectrum power density (NNSPD) at 10 Hz against VGS and
IDS is shown for each of the devices. Both HV06 and CR25 exhibit a similar characteristic
and suggest that 1/f noise is higher at low gate biases (during weak inversion) and reduces
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at higher gate biases (at strong inversion) as shown in Figure Figure 5.34 and Figure 5.35.
However, the data in Figure 5.36 show that NNSPD increases slightly with increasing bias in
CR27, however the noise level is substantially lower than the noise level in both HV06 and
CR25 across the measured range.
As with the n-channel devices, CR27 exhibits the lowest noise characteristics of the 3
p-channel samples. This is also in agreement with the findings of the CR27 MIS capacitors
that were discussed in section 4.6.
Figure 5.34: NNPSD - VGS and IDS characteristics of a 8000×1.5µm HV06 p-channel MOSFET at 298 K and
varying VGS .
Figure 5.35: NNPSD - VGS and IDS characteristics of a 8000×1.5µm HV06 p-channel MOSFET at 298 K and
varying VGS .
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Figure 5.36: NNPSD - VGS and IDS characteristics of a 8000×1.5µm HV06 p-channel MOSFET at 298 K and
varying VGS .
Figure 5.37 shows a plot of the frequency exponent against gate overdrive (VGS − VTH)
for each of the p-channel MOSFETs, HV06, CR25 and CR27, respectively. The frequency
exponent (α) is extracted from the fitted line of 1
fα
that is applied to each of the extracted
data sets in Figure Figure 5.34, Figure 5.35 and ?? for HV06, CR25 and CR27, respectively.
As shown all 3 devices have consistently deviated from the common low frequency noise
exponent (α = 1) and α values of between 1 and 2 have been extracted across the measured
voltage range. As all of the α values are>1, which is the opposite to the extracted value from
the n-channel devices, this suggests that the trap density is lower at the SiO2/SiC interface and
increases further into the oxide [217][218]. Similar α values were extracted for nitrided gate
oxides in SOI MOSFETs [218]. This variation between the α values for the n and p-channel
devices could demonstrate information about the carrier-trap interaction and suggests that
the electron interact with traps in the oxide close to the interface, whereas, holes interact with
traps at deeper energy levels within the oxide.
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Figure 5.37: Frequency exponent (α) against gate overdrive (VGS-VTH) for the 8000×1.5µm HV06, CR25
and CR27 p-channel MOSFETs measured at 298 K.
5.7 Impact ofVTH adjust implant on the MOSFET operation
In MOSFET technology a common method used to improve device performance through
modifying the doping profile is ion implantation. In this investigation ion implantation was
used to modify the MOSFET threshold voltage by controlling the doping profile near the
semiconductor-dielectric interface.
As described in section 4.8, threshold voltage adjust implants were applied to the MOS-
FET channels to reduce the threshold voltage of the devices. In order to investigate the effect
of the implantation on the n-channel MOSFET characteristics, 3 samples with the same gate
dielectric treatment (sample CR27 as described in Table 4.1) but with varying threshold ad-
just implants referred to as NVT0, NVT1 and NVT2 were examined. An overview of the
process steps for each of the implants is given in section 4.8, however, it is important to note
that the basic premise is that NVT0, NVT1, and NVT2 represent increasing doses of nitrogen
at the surface of the p-well.
A reduction in threshold voltage can be achieved using a low-high doping profile in the
device channel, which is also known as a retrograde profile. Ion implantation is used to
modify the implantation profile at the surface, which is then subtracted from the background
doping, NB to give ∆N. This has the same effect as changing the semiconductor-metal work-
function (φMS) difference or changing the fixed oxide charge (Qf) as it changes the bias point
at which the channel becomes inverted by modifying the depletion layer charge, which is
reflected in the third term of Equation 5.13 and becomes Equation 5.15.
The threshold voltage shift due to ion implantation can be derived using a simplified step
profile as shown schematically in Figure 5.38 with a step depth of xs, which is roughly equal
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to the sum of the projected implant range and the standard deviation of the implant. If the
maximum depletion width (WDm) is greater than xs the threshold voltage can be calculated
using Equation 5.15.
VTH = VFB + 2φB +
qNBWDm − q∆Nxs
Ci
(5.15)
The maximum depletion width can be calculated using Equation 5.16.
WDm =
√√√√2εsε0
qNB
(
2φB +
q∆Nx2s
2εsε0
)
(5.16)
VTH is therefore decreased and WDm is increased by the added doping at the semicon-
ductor surface. For the case of a dose localised at the semiconductor-dielectric interface
(xs=0) with a delta function, Equation 5.15 can be simplified to Equation 5.17 where Di is
the total dose (∆Nxs).
∆VTH =
qDi
Ci
(5.17)
Figure 5.38: Step approximation of the channel doping profile after a threshold voltage adjust ion implantation
process to reduce the doping concentration at the semiconductor surface.
The threshold voltage was extracted from the VGS-IDS characteristics from each of the
samples using the linear extrapolation method, which consists of finding the VGS axis inter-
cept of the linear extrapolation of the VGS-IDS curve at its maximum first derivative point
(i.e. the point of maximum transconductance) and then adding VDS/2 to the extracted value
to gain the threshold voltage [168]. The data in Figure 5.39, 5.40 and 5.41 show the VGS−IDS
characteristics from 298 K to 498 K for NVT0, NVT1 and NVT2, respectively. The drain bias
in each of the measurements was 500 mV. The extracted VTH is plotted against temperature
for each of the devices as shown in Figure 5.42 and the room temperature VTH was extracted
138
Chapter 5. Impact of dielectric formation and processing techniques on the operation of 4H-SiC MOSFETs
as 4.61 V, 3.60 V and 2.57 V for NVT0, NVT1 and NVT2, respectively. This shows that
the change in VTH (∆VTH) is 1.01 V between NVT0 and NVT1 and 1.03 V between NVT1
and NVT2. In this investigation, NVT0 received a 1.7×1012 cm−2 dose of nitrogen, NVT1
received a 2.35×1012 cm−2 dose of nitrogen and NVT2 received a 3.00×1012 cm−2 dose of
nitrogen. If it is assumed that all of the implanted nitrogen is ionised at 298 K and xs is as-
sumed to be 0, then ∆VTH can be calculated using Equation 5.17. This would predict a ∆VTH
of 1.34 V would be expected between NVT0 and NVT1 and NVT1 and NVT2. This suggests
that at room temperature the implant is only partially ionised and the effective implant dose
is smaller than the implanted dose. At increased temperatures ∆VTH between the 3 samples
reduces further as shown in Figure 5.42, which suggests that the degree of ionisation also
varies across the temperature range. However, the change in VTH with temperature is also
affected by charges in the oxide, the reduction in ni and Eg and therefore, a reduction in the
band bending required to reach inversion and the carrier concentration in the bulk of the ma-
terial, therefore, the observed change with temperature may not be solely due to the threshold
adjust implant [1]. It has also previously been reported that counter doping in the channel can
occur due to the post-deposition anneals that are implemented on the dielectric, which can act
to alter the device threshold voltage[207]. This would also suggest that the dielectric growth,
deposition and anneal conditions can act to counter dope the channel region. In this context,
counter doping is when P atoms not only act as pasivating species for the SiO2/SiC interfacial
defects but are also incorporated in the SiC substrate, where a fraction of them can increase
the MOSFET channel conductivity by the introduction of shallow donors. It has previously
been reported that n-type donors (P) are incorporated in a very thin layer (2-3 nm) at the SiC
interface [207]. The deposition of the phosphosilicate glass in the CR27 samples could have
resulted in a similar phenomenon in the 3 devices under investigation in this section.
(a) (b)
Figure 5.39: VG-ID characteristics of a 2000×1.5µm CR27 n-channel MOSFET from 298 K to 498 K with
NVT0 threshold voltage adjust implant.
The data in Figure 5.44, 5.45 and 5.46 show the E -µFE and the E-µC characteristics
from 298 K to 498 K for each of the samples NVT0, NVT1 and NVT2, respectively. The
value for µFE was extracted from the VGS − IDS characteristics in Figure 5.39, 5.40 and 5.41
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(a) (b)
Figure 5.40: VG-ID characteristics of a 2000×1.5µm CR27 n-channel MOSFET from 298 K to 498 K with
NVT1 threshold voltage adjust implant.
(a) (b)
Figure 5.41: VG-ID characteristics of a 2000×1.5µm CR27 n-channel MOSFET from 298 K to 498 K with
NVT2 threshold voltage adjust implant.
using Equation 5.2. The theoretical mobility has also been fitted to each of the experimental
data sets, as indicated by each of the solid lines in Figure 5.44a, 5.45a and 5.46a using
Equation 5.6. As shown, each of the devices show an increase in field effect mobility with
an increase in temperature. The NVT2 data shown in Figure 5.46a show the highest field
effect mobility across the temperature range out of the 3 samples as supported by the data in
Figure 5.47, which show the peak field effect mobility of each device as a function of tem-
perature. Figure 5.44b, 5.45b and 5.46b show the modelled Coulomb scattering mechanism
that was fitted to the measured characteristics using Equation 5.11. As shown, the mobil-
ity characteristics at low electric fields are dominated by the Coulomb scattering and all of
the devices show an increase in mobility with increasing temperature. At high temperatures
carriers have higher energy and so scatter less from trapped charges. Due to the lower proba-
bility of trap occupation at elevated temperatures, the scattering charge density also reduces,
thereby giving higher mobility. This results in a higher current at higher temperatures due to
a reduction in the effect of Coulomb scattering. This finding supports previous work carried
out in the field [186] [208].
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Figure 5.42: Threshold voltage (VTH) against temperature for 2000×1.5µm CR27 n-channel MOSFETs with
NVT0, NVT1 and NVT2 threshold adjust implants.
The other important point to note is that the effects of Coulomb scattering are reduced
with an increasing nitrogen implantation dose as shown in Figure 5.44b, 5.45b and 5.46b
for NVT0, NVT1 and NVT2, respectively. The Coulomb mobility for NVT2 is significantly
higher across the scanned temperature range than the other 2 samples and hence the peak
field effect mobility is consistently higher as shown in Figure 5.47. This suggests that the in-
creasing nitrogen implant dose has a beneficial impact on the semiconductor-dielectric inter-
face. However, the interface trap profile across the scanned energy range within Figure 4.39
showed that Dit was relatively constant between all 3 samples (NVT0, NVT1 and NVT2),
therefore, the increase in Coulomb mobility that is witnessed for the increase in nitrogen im-
plant doses in the MOSFETs suggests that the reduction in Coulomb scattering must be due
to the impact of the implant on the other oxide charges such as oxide trapped (Qot) or fixed
oxide (Qf) charge. The implant dose could also have an impact on the thickness of the tran-
sition layer at the dielectric-semiconductor interface as it has previously been demonstrated
that there is a strong correlation between the transition layer thickness and the channel mo-
bility in 4H-SiC MOSFETs. A thinner transition layer leads to higher mobility in 4H-SiC
MOSFETs [219]. Scanning transmission electron microscopy (STEM) could be used to fur-
ther investigate this principle in the samples under test in this investigation through providing
an image of the transition layer that is present at the interface of each of the devices.
The results gained in Figure 4.39 that showed that there is very little difference in the
Dit profile of each of the samples is further validated by the fact that there is very little
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Figure 5.43: Subthreshold slope (SS) against temperature for 2000×1.5µm CR27 n-channel MOSFETs with
NVT0, NVT1 and NVT2 threshold adjust implants.
difference in the shift in subthreshold slope with temperature between each of the samples in
Figure 5.43. As subthreshold slope is directly related to Dit as shown in Equation 5.14. This
confirms that the increase in Coulomb mobility with an increase in nitrogen dose is not due
to an decrease in the density of interface states at the SiO2/4H-SiC interface.
At high electric fields the field effect mobility of each of the samples is severely limited
by surface roughness scattering as shown in Figure 5.48. All of samples show a comparable
and constant surface roughness scattering mechanism across the entire scanned temperature
range as shown in Figure 5.48. This suggests that surface roughness scattering is not tem-
perature dependent in the 4H-SiC n-channel MOSFETs and supports the theoretical inves-
tigations that have previously been performed [198] [200]. However, it also highlights that
there is a slight variation in surface roughness across the samples that were tested, which
suggests that this could be due to the variation in implants doses/treatments for the 3 sam-
ples, NVT0, NVT1 and NVT2. This could be further investigated by exploring the physical
surface roughness of each of the samples after ion implantation and prior the formation of the
gate oxide using atomic force microscopy. The physical topography could then be correlated
to the mobility characteristics.
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(a) (b)
Figure 5.44: (a)µFE-E and (b) µCoulomb-E characteristics of a 2000×1.5µm CR27 n-channel MOSFET from
298 K to 498 K with NVT0 threshold voltage adjust implant.
(a) (b)
Figure 5.45: (a)µFE-E and (b) µCoulomb-E characteristics of a 2000×1.5µm CR27 n-channel MOSFET from
298 K to 498 K with NVT1 threshold voltage adjust implant.
Figure 5.48: Surface roughness scattering (µSR) against electric field (E) for 2000×1.5µm CR27 n-channel
MOSFETs with NVT0, NVT1 and NVT2 threshold adjust implants.
The findings show that the nitrogen implant within the p-well acts to improve the low
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(a) (b)
Figure 5.46: (a)µFE-E and (b) µCoulomb-E characteristics of a 2000×1.5µm CR27 n-channel MOSFET from
298 K to 498 K with NVT2 threshold voltage adjust implant.
electric field mobility characteristics of the n-channel 4H-SiC MOSFETs as an increased
dose of nitrogen during the implant acts to reduce the effects of Coulomb scattering and,
therefore increase Coulomb mobility. The results found in this study also support the results
of Moscatelli et al. [220]. However, conversely the findings suggest that an increased dose
acts to increase the degree of surface roughness scattering in the MOSFET channel, which
acts to reduce the overall mobility. For the case of NVT2, which shows the least Coulomb
scattering across the temperature range and, therefore, the highest peak field effect mobility,
if the surface roughness mobility was increased to a value similar to other reported work,
where D1 is quoted to equal 5.82×1014 cm.s−1 and γ1 is equal to 2 [200], the devices could
potentially show field effect mobility values of over 50 cm2.V−1.s−1 from 1 to 3.5 MV.cm−1
and a peak µFE of 130 cm2.V−1.s−1. A graphical representation of this is shown in Fig-
ure 5.49. Therefore, the main limiting mechanism that should be given attention is that of
surface roughness scattering as this currently severely dominates the characteristics from
0.5 MV.cm−1 onwards. The behaviour of mobility with temperature could also be related to
the Schottky barriers in the metal contacts that were discussed in Chapter 3, therefore, further
investigations to establish the contribution of the contact behaviour to the MOSFET mobility
behaviour would be very useful to help improve the mobility characteristics.
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Figure 5.47: Peak field effect mobility (µFE) against temperature for 2000×1.5µm CR27 n-channel MOSFETs
with NVT0, NVT1 and NVT2 threshold adjust implants.
Figure 5.49: Modelled µFE-E characteristics of a 2000×1.5µm CR27 n-channel MOSFET at 298 K with an
NVT2 threshold voltage adjust implant.
5.8 Summary
The focus of this chapter was on the investigation of the electrical characteristics and de-
vice performance parameters of the 4H-SiC n and p-channel MOSFETs that had undergone
different dielectric process treatments (sample HV06, CR25 and CR27) to establish which
technique provides the most suitable characteristics for a complementary CMOS process.
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The investigation into the temperature dependent electrical characteristics of the devices
demonstrated that all of the devices showed similar characteristics across the measured tem-
perature range including an increase in IDS, a reduction in VTH, a reduction in Dit and, there-
fore, an increase in µFE with increasing temperature. This demonstrated as temperature in-
creases there is a reduction of interface trapping effects, and therefore, Coulomb scattering
reduces causing the device mobility and current to increase.
The CR27 samples for both n and p-channel MOSFETs exhibit the highest field effect
mobility characteristics suggesting that a thin thermally grown oxide provides improved in-
terfacial characteristics. This was further validated by the 1/f noise characteristics of the
CR27 MOSFETs, which exhibited the lowest 1/f noise characteristics out of the 3 dielectrics
at 298 K.
All 3 dielectrics in both the n and p-channel devices showed severely high mobility lim-
iting surface roughness scattering during strong inversion and high electric fields, which sug-
gests that a process parameter, which is consistent amongst all 3 dielectrics and both the n
and p-channel devices is causing high surface roughness in the channel, which is acting to
degrade the channel mobility. In order to improve the device characteristics a major focus
should be given to increasing the surface roughness mobility of the samples. There is a strong
trend across all of the examined samples of extremely low surface roughness mobility from
applied electric fields of 1 MV.cm−1 onwards, which is consistent across all of the processed
samples and much lower than other reported devices. This is also consistent between the n
and p-channel devices, which suggests that it is inherent in the process technique used in both
devices. This suggests that process contributions that are acting to degrade the surface rough-
ness mobility of the devices is a major factor which is consistent across all of the samples.
This suggests that the severely low µSR is not a contribution of the dielectric processing steps
but could be a product of the ion implantation or the post-implantation anneal process. The
behaviour of mobility with temperature could also be related to the Schottky barriers in the
metal contacts that were discussed in Chapter 3, therefore, further investigations to establish
the contribution of the contact behaviour to the MOSFET mobility behaviour would be very
useful to help improve the mobility characteristics.
An investigation into the 1/f noise characteristics of each of the MOSFET samples be-
tween 1 Hz and 100 kHz showed that in the n-channel MOSFETs the oxide trap density was
higher close to the interface, whereas, in the p-channel MOSFETs the trap density was con-
sistently higher further away from the SiO2-SiC interface consistently across all 3 dielectrics.
The investigation also highlighted that in weak inversion the 1/f noise characteristic of all
of the devices is dominated by mobility fluctuations due to charge trapping at the interface
as a consequence of Coulomb scattering, which can be described by the McWhorter low
frequency noise model [216].
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Finally, an investigation into the impact of the threshold voltage adjust ion implantation
procedure on the device characteristics was investigated for the CR27 n-channel MOSFETs.
The findings showed that the increasing nitrogen dose was successful in acting to reduce
the device threshold voltage, however, the nitrogen implant within the p-well also acts to
improve the low electric field mobility characteristics of the n-channel 4H-SiC MOSFETs
as an increased dose of nitrogen during the implant acts to reduce the effects of Coulomb
scattering and, therefore increase Coulomb mobility.
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Conclusions and future work
6.1 Summary
The main objective of this study was to gain an in depth understanding of the impact of
process variations in both 4H-SiC Ohmic contacts and dielectrics that are employed in 4H-
SiC CMOS devices in order to facilitate performance and stability improvements in devices
such as the MOSFET used in integrated circuits.
As presented in chapter 2 there are a number of key issues and challenges in the tech-
nology including oxide growth and Ohmic contact formation as well as device operating
concerns such as oxide reliability, reduced channel mobility and threshold voltage instability
and one of the aims of this thesis was to understand the performance of the 4H-SiC MIS
samples in the investigation in order to inform process improvement steps to overcome some
of the issues.
Chapter 3 involved a study into the performance of the Ohmic contacts that have been
employed on both the n and p-type 4H-SiC structures that are analysed throughout this the-
sis. This investigation involved both electrical and physical characterisation across a large
temperature range of the contacts including current-voltage measurements on two-terminal
resistor structures, four-terminal cross-bridge Kelvin resistor structures and four-terminal van
der Pauw structures as well as atomic force microscopy (AFM) in order to extract the resis-
tance, specific contact resistance, sheet resistance and surface morphology of the contact
metallisation samples. The results showed that both contacts performed reliably up to 650 K
with ρc values of 10−3 Ω.cm2 which are comparable to other Ni based contacts reported in
the literature. A key issue, however, is that the n-type contact showed rectifying behaviour
across the measured temperature range, which could be a product of the fabrication proce-
dure, which acts to modify the chemical structure or composition of the structure. Further
investigation is required to fully validate this hypothesis.
The impact of dielectric formation and processing on the operation of both 4H-SiC MIS
structures and MOSFETs was then investigated for 3 dielectrics with varying process condi-
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tions (HV06, CR25 and CR27) on both n and p-type 4H-SiC in chapter 4 and 5. This included
measurement of the electrical characteristics between 298 K and 448 K.
The 3 dielectrics exhibited very similar properties on both n and p-type 4H-SiC. How-
ever, several issues with the CR25 MIS capacitor samples were observed including the high-
est mobile and oxide trapped charges out of the 3 dielectrics on both n and p-type, a very
large variation of interface trap density with temperature and both showed an increase in
Dit at the conduction and valence band edge, respectively with increasing temperature, there
was a large variation in the conduction mechanisms which were observed for n and p-type
CR25 MIS samples dielectric. The n-type sample exhibited a trap assisted tunnelling con-
duction mechanism, whereas, the equivalent p-type sample demonstrated an extremely low
leakage current and showed no electric field or temperature dependence. All of the above
points demonstrate that the CR25 dielectric processing technique produces the lowest quality
dielectric out of the 3 methods investigated, which could also be a product of the deposited
oxide and the removal of the original thermally grown SiO2 layer.
HV06 has a very low equivalent oxide thickness in both the n-type and p-type sample,
which could be due to a modification of the relative permittivity of the dielectric (εr) or due
to a reduction in the physical oxide thickness due to the post oxidation anneal treatments that
were carried out on this sample as described in Table 4.1.
The investigation into the temperature dependent electrical characteristics of the MOS-
FET devices demonstrated that all of the devices showed similar characteristics across the
measured temperature range including an increase in IDS, a reduction in VTH, a reduction
in Dit and, therefore, an increase in µFE with increasing temperature. This demonstrated
that as temperature increases there is a reduction of interface trapping effects, and therefore,
Coulomb scattering reduces causing the device mobility and current to increase.
The investigation into the impact of the threshold voltage adjust implantation on the MIS
capacitor characteristics identified that a decrease in NA with temperature was witnessed for
all of the samples, NVT0, NVT1 and NVT2. This could be due to an increase ionisation of
the implanted nitrogen dopants with temperature. It was observed that a higher implant dose
leads to a a large shift in VFB, therefore, suggesting the nitrogen implant acts to modify the
oxide charge of each of the samples (Qm+QF+Qot). However, the variation in implant dose
has no impact on Dit as all 3 samples showed equal Dit for ETH-EV values of 0.2 to 1.6 eV. The
effect of the threshold voltage adjust implantation on the MOSFET characteristics showed
that the increasing nitrogen dose was successful in acting to reduce the device threshold
voltage, however, the nitrogen implant within the p-well also acts to improve the low electric
field mobility characteristics of the n-channel 4H-SiC MOSFETs as an increased dose of
nitrogen during the implant acts to reduce the effects of Coulomb scattering and, therefore
increase Coulomb mobility.
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As a solution for a complementary process for both n-type and p-type 4H-SiC MIS tech-
nology the most viable process technique of those examined is CR27. CR27 on both n-type
and p-type 4H-SiC showed extremely promising characteristics with acceptable equivalent
oxide thicknesses and oxide capacitances that were representative of SiO2, the sample had
the lowest oxide charge for the n-type MIS capacitor and the second lowest oxide charge
for the p-type MIS sample. This supports the theory that a thin thermally grown oxide layer
at the semiconductor-dielectric interface is beneficial for an enhanced interface and reduced
gate leakage in a 4H-SiC MIS structure [195]. All 3 dielectrics showed comparable Dit values
at room temperature, however, CR27 showed the largest decrease of Dit with temperature out
of the 3 samples on both n-type and p-type 4H-SiC, which would make it the most suitable
dielectric for high temperature applications. The CR27 samples for both n and p-channel
MOSFETs exhibit the highest field effect mobility characteristics suggesting that a thin ther-
mally grown oxide provides improved interfacial characteristics. This was further validated
by the 1/f noise characteristics of the CR27 MOSFETs, which exhibited the lowest 1/f noise
characteristics out of the 3 dielectrics at 298 K.
All 3 dielectrics in both the n and p-channel MOSFET devices showed severely high mo-
bility limiting surface roughness scattering during strong inversion and high electric fields,
which suggests that a process parameter, which is consistent amongst all 3 dielectrics and
both the n and p-channel devices is causing high surface roughness in the channel, which is
acting to degrade the channel mobility. In order to improve the device characteristics a major
focus should be given to increasing the surface roughness mobility of the samples. There is a
strong trend across all of the examined samples of extremely low surface roughness mobility
from applied electric fields of 1 MV.cm−1 onwards, which is consistent across all of the pro-
cessed samples and much lower than other reported devices. This is also consistent between
the n and p-channel devices, which suggests that it is inherent in the process technique used
in both devices. This suggests that process contributions that are acting to degrade the surface
roughness mobility of the devices is a major factor which is consistent across all of the sam-
ples. This suggests that the severely low µSR is not a contribution of the dielectric processing
steps but could be a product of the ion implantation or the post-implantation anneal process.
An investigation into the 1/f noise characteristics of each of the MOSFET samples be-
tween 1 Hz and 100 kHz showed that in the n-channel MOSFETs the oxide trap density was
higher closer to the interface, whereas, in the p-channel MOSFETs the trap density was con-
sistently higher further away from the SiO2-SiC interface consistently across all 3 dielectrics.
The investigation also highlighted that in weak inversion the 1/f noise characteristic of all of
the devices is dominated by mobility fluctuation due to charge trapping at the interface due to
Coulomb scattering, which can be described by the McWhorter low frequency noise model
[216].
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6.2 Future work
The future work, which can build upon the findings of this thesis, is made up of 2 main com-
ponents. Firstly a monolithic Ohmic contact process for both n and p-type 4H-SiC could be
investigated. This could involve investigations into the cause of the rectifying behaviour of
the n-type contact, ways in which the specific contact resistance can be improved and also
an investigation into the impact of the ion implantation doping procedure and post implan-
tation anneal on the contact characteristics. An investigation into the long term stability of
the contacts whilst operating at elevated temperatures in air is also required in order to vali-
date as to whether the metallisation provide a viable solution for long term high temperature
applications.
Secondly, further investigation is required to improve the device performance of the MIS
system for CMOS applications. This would involve examination of the surface roughness
scattering mechanism that is severely limiting the MOSFET device performance of all of
the examined dielectrics. It would also be extremely beneficial to explore the use of a thin
thermal oxide layer followed by varying deposited oxides in different annealing conditions to
optimise the device performance and potentially provide a MIS solution for long term high
temperature applications.
There is also a significant opportunity for further investigation of the 1/f noise charac-
teristics of the devices. The temperature dependence of the 1/f noise characteristics could
be investigated to further validate the findings that interfacial charge trapping decreases with
increasing temperature and the technique could also be used to investigate the variation in
threshold voltage with temperature.
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